

Prof. Hafizur Rahaman			
1	Specialization	Microelectronics and VLSI Design	
2	Field of Interest	VLSI Design and Test, Nano-bioscience including Reversible Computing	
3	PhD degree Details	Degree	PhD in Engineering
		Date of Award	13-12-2003
4.	Post-Doctoral Details		
	Institute/University	Fellowship	Duration
	University of Bristol, UK	Post-Doctoral Fellow (Royal Society-INSA Fellowship)	8 months (from 17/05/06-17/02/07)
University of Bristol, UK	Post-Doctoral Fellow (Royal Society International Fellowship)	1 year (from 1 st Sep. 2008-Aug. 2009)	
5	Current Position	Name of Post	Professor
		Date of Appointment	19-09-2007
		Pay Band (Rs.)	37400-67000
		AGP (Rs.)	10000
6	Research Activities		
	a)Details of PhD students Guided and Ongoing No. of PhD students Guided : 14 No. of PhD Students Ongoing :08		
	<i>PhD students already Supervised</i>		
	Sl.No.	Name of the Students	Status Awarded/Submission in year
	15	Sudip Ghosh	Pre-submission on December 2015
	14	Prasenjit Chanak	Submitted on October 2015
	13	Monadipan Sahoo	Submitted on May 2015
	12	Pranab Roy	Submitted on May 2015
	11	Indrajit Pan	Awarded 2015, Feb.
	10	Kamalika Dutta	Awarded 2014
	11	Indrajit Banerjee	Awarded 2014
	08	Nachiketa Das	Awarded 2013
	07	Debaprasad Das	Awarded 2013
	06	Debasis Mitra	Awarded 2013
	05	Dipak K. Kole	Awarded 2012
	04	Prasun Ghosal	Awarded 2011
	03	Amit Phadikar	Awarded 2011
	02	Tuhina Samanta	Awarded 2009
	01	Susmit Bagchi	Awarded 2007
	<i>On Going PhD Students</i>		
Sl.No.	Name of the Students	Fellowship	Status Enrolled/Registered
01	Parthasarathi Gupta	Project Fellow	Registered on 26-07-2012
02	Chandan Bandyopadhyay	CSIR	Registered on 2014
03	Laxmidhar Biswal	MHRD	Registered on 2014
04	Sayan Kanungo	CSIR	Registered on 2014

05	Sabir Ali Mondal	UGC	Registered on January, 2013
06	Pampa Howladar	UGC	Registered on 24-09- 2014
07	Anindita Chakraborty	Visvesvaraya PhD Fellowship (Deity)	Enrolled on 13 th July 2015
08	Pratik Dutta	Visvesvaraya PhD Fellowship (Deity)	Enrolled on 13 th July 2015
b) Details of Master students Guided and Ongoing No. of students Guided: 36 No. of Students Ongoing: 4			
c) Publication Profile		H-Index	14
		i10-index	31
		Total Citation	951
d) Paper Publication in National/ International Journal(s) (Last 6 years) (Annexure-2)		In SCI	41(Last 6 years)
		Other than SCI	
e) Publication in National / International Conference(s) (Annexure-3)		National	
		International	180(Last 6 years)
f) Patents	<p>1) Budhaditya Majumdar, Sudipta Chakraborty, and Hafizur Rahaman, "A Novel Reusable Sub Volt Differential Amplifier Module for Use as a Preamplifier Output Stage", Indian Patent Application Filed on 13th February 2013, Docket Number 170</p> <p>2) Budhaditya Majumdar, Sudipta Chakraborty, and Hafizur Rahaman, "<i>Crossover Biasing Technique for Quad Input Differential Amplifiers</i>", Indian Patent, No.196/KOL/2013A, (Filed on 20-02-2013, Issued on 25-09-2015).</p>		
g) Book/monographs /Book Chapters	<p>1) Debaprasad Das and HafizurRahaman. <i>Carbon Nanotube and Graphene Nanoribbon Interconnects</i>. CRC Press (Taylor and Francies Group), USA, December 2014.</p> <p>2) <i>Progress in VLSI Design and Test</i>, Springer, Germany, 2012</p>		
h) Seminar(s)/Workshop(s)/ Conference(s) organized			
<p>1. 16thIEEE International Symposium on VLSI Design and Test (VDAT), 1-4 July 2012. Program Chair: Prof.Hafizur Rahaman Venue:- BESU Shibpur</p> <p>2. 3rd IEEE International Symposium on Electronic System Design (ISED 2012), 18-21 December 2012 Program Chair: Prof.Hafizur Rahaman Venue:- BESU Shibpur</p> <p>3. Three days' workshop on Emerging and Post-CMOS Technologies, 2014 Coordinator: Prof.Hafizur Rahaman/Dr.Chandan Giri Sponsored by : Technical Education Quality Improvement Programme (TEQIP) Venue: BESU Shibpur</p> <p>4. 5th IEEE International Symposium on Electronic System Design (ISED 2014), 15-17 December 2014 Program Chair: Prof.Hafizur Rahaman Venue:- NITK, Surathkal, Karnataka</p> <p>5. IEEE International Conference on Electronic Design, Computer Networks &</p>			

<p>Automated Verification (EDCAV 2015), 2015. Program Chair: Prof.Hafizur Rahaman Venue:- NITM, Shillong, Meghalaya</p> <p>6. Five day's Workshop on Challenges in VLSI Design: Cutting-edge Perspective, July 2008. Coordinator : Prof.Hafizur Rahaman Sponsored by : Technical Education Quality Improvement Programme (TEQIP) Venue : BESU Shibpur</p>	
<p>i) Research Project(s) / Sponsored Project(s)[Last Six Years]</p>	
1.	<p>Project: ASIC 1: Design and ASIC implementation of (i) Data Converter and (ii) Embedded DSP Architecture for Seismic Sensors (To be embedded with Versatile Data Acquisition and Signal Processing Platform with Emphasis on Seismic Sensors based Application) ASIC 2 : Design and ASIC Implementation of a multi-channel Analog front-end Read-out Controller (ROC) for PET imaging system Sanctioning Authority:C2SD Mission, Diety, MCIT, Gov. of India Year of Sanction & duration: No.9(1)/2014-MDD dt. 15th Dec. 2014 Date of Implementation: 2015 June, (Five years) Amount: Rs.2.0 Crore Principal Investigator : Prof.Hafizur Rahaman (Chief Investigator)</p>
2.	<p>Project : Synthesis of Reversible Circuits using Probabilistic Methods and Functional Transformations Sanctioning Authority: DST, India and DAAD Foundation, Germany Year of Sanction & duration:No.INT/FRG/DAAD/P-230/2013, dt.02-09-2013 2nd September 2013-1st August 2015 (Two years) Amount: DST-INR 7,01,000/- and DAAD- 15,000 EURO Principal Investigator: Prof.Hafizur Rahaman (India Side)/Prof. Rolf Drechsler (German Side)</p>
3	<p>Project: 1. Design and ASIC Implementation of a low power low Jitter based low frequency clock generator 2. Design and ASIC Implementation of Transistor Level S-Box Circuit for Efficient Implementation of AES Algorithm. Sanctioning Authority : VLSI Design Mission, DIT, Govt. WB, India Year of Sanction & Duration : No.244-IT(FM-P)/IT/O/36/2009, dt. 22-03-2010 2010-2013 (March): Extended for another year (2010-2014 March) Amount :1.64 crore PI :Prof.Hafizur Rahaman-PI</p>
4	<p>Project: 1. Design and ASIC Implementation of a VCO integrated with a buffer for gas sensing applications in mines 2. Design and ASIC Implementation of a High Slew Rate High Gain Comparator for Low Phase Detection Sanctioning Authority :SMDP-II Project, DIT, MCIT, Govt. of India Year of Sanction & duration : No. 21(1)/2005-VCND dated 21.03.2005 2005-2013 (March-2013) Amount: 1.50 crore PI :Prof.Hafizur Rahaman- Coordinator</p>

5	<p>Project: Modernization of VLSI Design Laboratory Sanctioning Authority: AICTE Year of Sanction & Duration: No.12/AICTE/RIFD/MOD(Policy-2)-2012-2013 dt.24-07-2013, (2013-2016) Amount: Rs. 17.80 lac PI :Prof.Hafizur Rahaman- Chief Coordinator</p>
6	<p>Project: Innovation on Clouding Computing Sanctioning Authority:Cognizant Technologies Solution India Ltd (CTS) Duration: Sanction on 29th August 2012 (3 years) Amount: Rs. 13.20 lac PI :Prof.Hafizur Rahaman</p>
7	<p>Project: Efficient Test infrastructure Design for 3D Multi-core Integrated Circuits Sanctioning Authority:University Grant Commission (UGC),India Year of Sanction & duration:2008- 2014 Amount: INR 8,60,000 PI / Co PI: Prof.Chandan Giri-PI/ Prof.Hafizur Rahaman-Co-PI</p>
j) Consultancy Activities	
k) Collaborative Activities	
A. Academic collaboration with universities in India and abroad	
Research collaboration with University/Institutes	
1	Department Computer Science and Engineering, Duke University, Durham, USA (Research Professor)
2	Department Computer Science, University of Bristol, UK (Royal Society Programme)
3	Department of Computer Science, University of Bremen, German (DST-DAAD Programme)
4	ACM Unit, Indian statistical Institute, Kolkata, India (DST Programme)
6	Department of Electronics and Communication Engg., IIT Karagpur, India (India Chip Programme)
8	Institute of Radio Physics, Calcutta University, Kolkata, India (Research Collaboration, Clean Room Facility)
9	Department of Electronics Science, Calcutta University, Kolkata, India (Research Collaboration, Clean Room Facility)
10	Department of Electronics and Tele-communication Engg., Jadavpur University, Kolkata (India Chip Programme, Research Collaboration)
Collaboration with the Industries	
1	Established R&D initiative in the area of Analog and Mixed Signal Design with Sankalp Semiconductors, Kolkata
2	Started collaborative research work on Mixed Signal ASIC Implementation with VECC, Salt Lake, Kolkata
3	Initiated research collaboration with ST Microelectronics Pvt. Ltd., Noida, UP.
4	Academic/research collaboration With ARM India, Bangalore (University Programme)

5	Academic/research collaboration With Texas Instrument India, Bangalore (University Programme)
My visitors to the University (Illustrious visitors both from India and abroad)	
1	Prof. Prabhat Mishra, Director Embedded Systems Lab., Department of Computer and Information Science and Engineering, University of Florida, Florida, USA, visited School of VLSI Technology on 12/08/2015 and delivered a lecture on "Design Automation of Embedded Systems".
2	Prof. Rolf Drechsler, IEEE Fellow, University of Bremen, Germany delivered lecture on "Hardware-Software Co-Visualization - Developing Systems in the Holodeck", on 14/08/2015.
3	Prof. Kaushik Roy, Purdue University, USA delivered lecture on (i) "Efficient Neural Computing using Cellular Array of Magnetic-Metallic Neurons", June 2014. ii) "Beyond Charge Based Computing" on 11 th April 2014.
4	Prof. Krishnendu Chakrabarty, Duke University, USA, "Demystifying Board-Level Test and Diagnosis", 2013.
5	Dr. Mahesh Mehendale, TI Fellow, Texas Instruments India delivered lecture on "Low Power Digital Video Compression: Trends and Challenges", 2012.
6	Prof. Rolf Drechsler, University of Bremen, Germany, delivered lecture on "Reversible Circuits: Recent Accomplishments and Future Challenges for an Emerging Technology", 2012.
7	Prof. Vishwani D. Agrawal, James J. Danaher Professor of Electrical and Computer Engineering, Auburn University, USA has delivered lecture on "Power Problems in VLSI Circuit Testing", 2012.
8	Dr. Gene Frantz Principal Fellow, Texas Instruments has delivered lecture on "Wireless Heath" on 27 January 2012.
9	Prof. Krishnendu Chakrabarty, Duke University, USA has delivered lecture on Testing and Design-for-Testability Solutions for 3D Integrated Circuits, 2012.
10	Prof. Nikil Dutt, University of California, Irvine, USA, "Cross-Layer Error Awareness for Embedded Systems", 2012.
11	Dr. Arjun Kapur, Intel Mobile & Communications Group, USA, "Edge of Insanity: Modeling and Validating Complex Systems", 2012
12	Prof. S.K. Mitra, University of California, Santa Barbara, USA, "Digital Signal Processing: Road to the Future", 2012.
13	Prof. Pinaki Mazumder, University of Michigan, Ann Arbor, USA, "Beyond Moore's Law: Technologies and Architectures", 2012.
14	Dr. Tsung-Yi Ho, National Cheng Kung University, Taiwan, "Top-Down Synthesis Methodology for Flow-Based Microfluidic Biochips", 2012.
15	Dr. C.P. Ravikumar delivered Lecture on MSP430 on July 2011.
16	Prof. Dong Xiang, Tsinghua University, Beijing, China, delivered lecture on 'Selective Test Response Collection for Low-Power Scan Testing in Test Compression Environment', on November 29, 2011.
17	Prof. Krishnendu Chakraborty, IEEE Fellow, Duke University, USA delivered an invited lecture on 'Design and test issues and challenges in Micro-fluidic Biochips' on 05 th August 2010.
I) Awards and Recognitions	
1	DST-DAAD has awarded collaborative research fellowship to Prof. HafizurRahaman under Indo-German (DST-DAAD) Bilateral Cooperation during 2013-2015 (with Prof. Rolf Drechsler, Professor and Director, Computer

	Architecture Group, University of Bremen, Germany).
2	Best Paper Award by <i>IEEE IDICON</i> , December 2013 held at IIT, Bombay, for the work, "Modelling of Crosstalk Delay and Noise in Single-walled Carbon Nanotube Bundle Interconnects".
3	INSA-Royal Society UK fellowship Award (2006-2007)
4	Royal Society (UK) International Fellowship Award (2008-2009) to conduct one year research in UK University
5	Science and Technology Facilities Council (STFC), UK, selected visit to Rutherford Appleton Laboratory (RAL), OXFORD, UK for Advanced Training on Analog IC design flow during March, 2009
6	Best Paper Award by <i>IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</i> 2008 for the work, "Thermal-aware Placement of Standard Cells and Gate Arrays: Some Studies and Observations"
7	Best Paper Award by <i>IEEE/ASME International Conference on Mechatronic and Embedded Systems and Applications</i> , 2010 for the work 'Method of Droplet Routing in Digital Microfluidic Biochip"
8	UGC (India Govt.) nominated visit to Hungary under Indo-Hungarian Research Exchange Program, 2006
9	Among the 33 Institutes including IITs, IISc., NITs, Other Universities, Best M.Tech. thesis supervised by Prof. H. Rahaman has been awarded by DIT, MCIT, Govt. of India under India Chip Programme during 2011-2012
10	Edited Progress in VLSI Design and Test: Lecture Note in Computer Science, Springer, Germany, Volume LNCS-7373, 2012
11	Best PhD thesis to Dr. Debaprasad Das, PhD awarded under supervision of Prof. Hafizur Rahaman has been awarded by IEEE Circuits & Systems Society in July 2012
12	Best PhD thesis to Dr. Kamalika Datta, PhD awarded under supervision of Prof. Hafizur Rahaman in Design Automation and Test in Europe (DATE), 2015.
13	Gate Scholarship for Post Graduate study (1986-1988)
14	National Scholarship for Under Graduate Study, Govt. of India (1982-86)
m) Keynote/Invited Lectures, Chairing Sessions etc.	
1	Invited Talk on "Mapping Reversible Logic to Quantum Circuits: An Emerging Technology" on 8 th December 2015, ICECCS 2015 held during 7-8Dec 2015 at NIT Kurukshetra, India
2	Tutorial talk (3 hours) on Reversible Circuits: Design Method for Emerging Technologies by Hafizur Rahaman on 16 th July 2014 in IEEE international Symposium on VLSI Design and Test (VDAT 2014) held during 16-18 July 2014.
3	Invited Talk (3 rd July 2014): Reversible Computing: Low Power Applications, Workshop on Nanotechnology and Biochip (1 July -3 rd July 2014), Department of Computer Science and Technology, IEST Shibpur
4	Invited talk (17 th June): Test and DFT for Reversible circuits, Workshop on Emerging and Post-CMOS Technologies (16-18 June 2014), Department of information Technology, IEST Shibpur
5	Lecture Delivered in Department of Computer Science, University of Bremen, Germany on 30 th April 2014 under DST-DAAD invitation Invited Talk: Digital Microfluidic Biochips: Droplet Routing and Test
6	UGC Refresher Course on 20.01.2014, School of Information Technology, Calcutta University

	Topic: Reversible Logic and Circuit: Synthesis and Test
7	UGC Refresher Course on 23.12.2013, Department of Electronics and Telecommunications, JU Invited talk: VLSI Testing and Design for Testability (DFT)
8	Tsinghua University, Beijing, China Invited talk (21-05-2013) VLSI Testing and Design for Testability (DFT)
9	NIT, Shilong on 8 th March 2013 Invited talk: VLSI Design: History, State-of-the-Art and Educational Challenges
10	Synthesis of Symmetric Functions, May 2006, CS Dept., Bristol University, UK
11	Testability in AND-EXOR circuit, January 2007, CS Dept., Bristol University, UK. Testability in GF multipliers, September 2008, CS dept., Bristol University, UK
7	Academic outreach activity
	a) Self-financed short term courses offered as coordinator and main teacher
1	Five days' workshop on Emerging and Post-CMOS Technologies, 2014 Coordinator: Prof.Hafizur Rahaman/Dr.Chandan Giri Sponsored by : Technical Education Quality Improvement Programme (TEQIP) Venue: BESU Shibpur
2	VLSI Design Flow using Cadence and Synopsys EDA Tools from 23 rd Dec. 2013-4 th Jan. 2014 Course Coordinator: Prof.Hafizur Rahaman Sponsored by:Self Sponsored Venue: School of VLSI Technology, BESU Shibpur
3	FPGA based Embedded Systems from from 06 th January 2014-15 th January 2014 Course Coordinator : Prof.Hafizur Rahaman Sponsored by :Self Sponsored Venue : School of VLSI Technology, BESU Shibpur
4	VLSI Design Flow using Cadence EDA Tools from 24 th June 2013-5 th July 2013 Course Coordinator : Prof. Hafizur Rahaman Sponsored by : Self Sponsored Venue : School of VLSI Technology, BESU Shibpur
5	VLSI Design Flow using Cadence EDA Tools from 27 th June 2011-9 th July 2011 Course Coordinator : Prof.Hafizur Rahaman Sponsored by : Self Sponsored Venue : School of VLSI Technology, BESU Shibpur
6	A summer course on VLSI Design (145 credit course) from 23 rd June 2010-31 st July 2010. Course Coordinator : Prof.Hafizur Rahaman Sponsored by : Self Sponsored Venue : School of VLSI Technology, BESU Shibpur
7	Five day's Workshop on Challenges in VLSI Design: Cutting-edge Perspective, July 2008. Coordinator : Prof.Hafizur Rahaman Sponsored by : Technical Education Quality Improvement Programme (TEQIP) Venue : BESU Shibpur
	b)Experiments or computational projects added to teaching laboratories
	➤ Setting up different laboratories for B.E.(IT) course under my headship ➤ Experimental setup for different Practical Subjects (Computer Architecture

	<p>/Microprocessor/Digital Design/Data Structure and Programming/ Computer Networking etc. for B.E. (Information Technology) Programme</p> <ul style="list-style-type: none"> ➤ Preparation of list of laboratory experiments for different practical subjects for B.E.(IT) course introduced in the year 2000 ➤ Revision of course curriculum for BE(IT) course in 2006/2010 under my headship ➤ Preparation of course curriculum for Master of Engineering in Information Technology introduced in the Information Technology Department in the year of 2006 under my headship ➤ Laboratory setup for M.E.(ICE) Programme under my headship ➤ Formation of course curriculum for Master of Technology (VLSI Design) Programme Introduced during academic session 2006-2007 under my initiative ➤ Setting up different VLSI Laboratories in this School ➤ Introduction of EDA training programme for Academic and Industry ➤ Setting up different Laboratories like Computer laboratory, Digital Design, Basic Electronics/Electrical Engineering, Microprocessor, Computer Architecture etc. at Indian Institute of Information Technology, Kalyani (IIIT-K) as mentor.
08	<p>Significant contribution to institute management through personal initiative in responsible positions.</p> <p>a) Head of the Department, Information Technology, BESU Shibpur, From January 2005-February 2012 (7years)</p> <ul style="list-style-type: none"> ➤ Setting up different laboratories for B.E.(IT) course introduced in the year 2000 under headship ➤ Preparation of list of laboratory experiments for different practical subjects for this new department ➤ Revision of course curriculum for BE(IT) course in 2006/2010 under my headship ➤ Introduction of Master of Engineering in Information Technology in the IT Department in the year of 2006 under my headship ➤ Formation of course curriculum for Master of Engineering in Information Technology programme ➤ Vice Chairman, Board of Studies, Information Technology Department from 2008 to 2012 ➤ Introduction of PhD programme in the different areas of Information Technology in the year of 2006 ➤ Head & Convener, Ph.D Committee, Information Technology during 2005-2012 <p>b) Leading VLSI Activities at this Institute</p> <ul style="list-style-type: none"> ➤ Setting up <i>Ganapati Sengupta VLSI Laboratory</i> at this Institute to promote VLSI and Embedded activities in this Institute in the year 2005 ➤ Establishment of <i>School of VLSI Technology</i> to promote the research and education in the various areas of VLSI Design in our Institute in the year of 2006. ➤ Coordinator - Special Manpower Development project related to VLSI design and related software (SMPD-II), sponsored by Govt. of India ➤ Introduction of M-Tech (VLSI Design) during academic session 2006-2007 under SMPD-II, a mission project of Govt. of Government of India to promote research and education in the field of VLSI Design and related area ➤ Formation of course curriculum for Master of Technology (VLSI Design) Programme ➤ Setting up different VLSI Laboratories in this School

	<ul style="list-style-type: none"> ➤ Introduction of EDA training programme for Academic and Industry ➤ Head & Convener Ph.D Committee, School of VLSI Technology since 2008
	<p>c) University Administration</p> <ul style="list-style-type: none"> ➤ Convener, Advisory Committee on Faculty Recruitment(ACOFAR), IEST Shibpur since 2015 ➤ Member, CPDA Committee, IEST Shibpur since 2015 ➤ Member, Central Purchase Committee, IEST Shibpur since 2014 ➤ Senate Member, IEST Shibpur since 2015 ➤ Member, Faculty Council, since 2008-2015 ➤ Member, Court, Bengal Engineering and Science University (BESU), Shibpur during 2009-2012 ➤ Member, PhD Committee, Computer Science & Technology during 2008-2012 ➤ Academic Committee Member TEQIP-II since 2012 ➤ Member, Academic Council during 2005-2008
	<p>d) Outside University Administration</p> <ul style="list-style-type: none"> ➤ Finance Monitoring Committee Member, Indian Institute of Information Technology Kalyani (IIIT-K) since 2015 ➤ Chairman, Anti-raging Committee, Indian Institute of Information Technology Kalyani (IIIT-K) since 2015 ➤ Academic Committee Member, Indian Institute of Information Technology Kalyani (IIIT-K) since 2014 ➤ Member, Ph.D Committee, Radio Physics and Electronics, Calcutta University since 2012 ➤ Member, Board of Governor, Central University, Silchar since January 2015 ➤ Member, Selection Committee, NITs/IITs/IIITs/State/National University
09	<p>Any other information to highlight truly significant contributions in teaching, research and development activities</p> <p>a) Institute Level</p> <ul style="list-style-type: none"> ➤ Presenting the proposal for Visvesvaraya PhD fellowship on behalf of our institute (ETC, CST, IT and VLSI) before the Academic Committee, Media Lab., Department of Electronics and Information Technology, Ministry of Communications and Information technology, Government of India to enhance the number of PhDs in the Electronic Design and Manufacturing (ESDM) and IT/IT enabled Services (ITES) sector. Sanctioning Authority : Diety, MCIT, Gov. of India Number of Fellowship Received : 22 (For ETC, CST, IT and VLSI) Year of Sanction & duration : 2015 June and November, (Five years) Amount : Rs.7.50Crore ➤ Technology/Products: Under my leadership, the following integrated chips have been fabricated from VLSI Design Lab. under India Chip Design Programme, SMDP II project with the foundry assistance from Austrian Microsystems (Euro Practice), IMEC Belgium using UMC 0.18 μm Technology node. <ul style="list-style-type: none"> ▪ A chip named 'ASIC for a VCO integrated with a buffer for gas sensing applications in mines during 2007-2008. ▪ A chip on 'High Slew Rate High Gain Comparator for Low Phase Detection during 2009-2010. ▪ A Chip on "A low power low Jitter based low frequency clock generator" during 2010-2011. ▪ A Chip on "Transistor Level S-Box Circuit for Efficient Implementation of AES Algorithm" during 2011-2012.

a) Professional activities				
<ul style="list-style-type: none"> ➤ <i>Guest Editor, JOLPE - Journal of Low Power Electronics (American Scientific Publishers), Vol. 11 No.3, September 2015</i> ➤ Tutorial Chair, IEEE/ACM International Conference on VLSI Design and Embedded Systems 2016 ➤ Program Chair of 5th IEEE International Symposium on Electronic System Design (ISED 2014) ➤ Program Chair of 3rd IEEE International Symposium on Electronic System Design (ISED 2012) ➤ Program Chair of 16th IEEE International Symposium on VLSI Design and Test (VDAT 2012) ➤ Program Committee member of IEEE International Conference on VLSI Design (VLSI 2014) ➤ Program Committee member of IEEE Asian Test Symposium (ATS 2013) ➤ Program Committee member of IEEE Asian Test Symposium (ATS 2012) ➤ Program Committee member of IEEE Asian Test Symposium (ATS 2011) ➤ Program Committee member of IEEE Asian Test Symposium (ATS 2010) ➤ Member of Organizing Committee for 13th and 17th IEEE International Conference on VLSI Design (<i>VLSI2000</i> and <i>VLSI2005</i>) ➤ Registration chair of IEEE Asian Test Symposium 2005 (ATS2005) ➤ Refereed papers for the following conference and journals: <ul style="list-style-type: none"> ➤ IEEE Intl' Conference on VLSI Design ➤ IEEE Asian Test Symposium ➤ IEEE VLSI Design and Test Symposium ➤ IEEE ISCAS ➤ IEEE ISED ➤ IEEE ISVLSI ➤ IET Computer and Digital Technique ➤ Journal of Computational Electronics, Springer ➤ Journal of Computer and Electrical Engineering (Elsevier) ➤ IEEE NANO Technology ➤ IEEE Transactions on Computers ➤ IEEE TCAD ➤ Journal of Electronics Testing: Theory and Applications (Jetta). 				
b) Memberships				
<ul style="list-style-type: none"> ➤ IEEE Senior Member ➤ IEEE Computer Society ➤ IEEE Circuits and Systems Society ➤ ACM Member ➤ ACM Sigda ➤ IEI, Fellow ➤ Member, VLSI Society of India 				

10. Seminar(s) / Short Term Course(s) / Summer School(s) / Winter School(s) attend, if any

Name of the Seminars, Conferences, Symposia, Workshops etc.	Name of the Sponsoring Agency	Place	Date	Attended as
5 th IEEE International Symposium on Electronic System Design (ISED 2012)	IEEE/VSI	NITK, Surathkal, India	15-17 Dec. 2014	Program Chair/Presenter
23 rd IEEE Asian Test Symposium 2014	IEEE Computer Society/IEEE TTTC, USA	Hangzhou, China	16-19 Nov. 2014	Presenter

18 th IEEE International Symposium on VLSI Design and Test (VDAT 2104)	IEEE, VSI	Coimbatore, India	16-18 July, 2014	Invited Speaker
IEEE ISCAS 2014	IEEE Circuits and Systems	Melbourne, Australia	1-5 June 2014	Presenter
IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems(DDECS 2014)	IEEE Circuits and Systems	Warsaw, Poland	23-25 April, 2014	Presenter
IEEE ISCAS 2013	IEEE Circuits and Systems	Beijing, China	19-23 May, 2013	Presenter
33 rd IEEE ELNANO 2013	IEEE	Kiev-Ukraine	16-19 April 2013	Presenter
3 rd IEEE International Symposium on Electronic System Design (ISED 2012)	IEEE/VSI	BESU, India	19-22 Dec. 2012	Program Chair
16 th IEEE International Symposium on VLSI Design and Test (VDAT 2102)	IEEE/VSI	BESU, India	1-4 July, 2012	Program Chair
12 th IEEE Nanotechnology (NANO 2012), 2012	IEEE	Birmingham	20-23 Aug. 2012	Presenter
5th IEEE Asia Symposium on Quality Electronic Design (ASQED 2012)	IEEE	Penang, Malaysia,	9-11 July 2012	Presenter
2 nd IEEE International Symposium on Electronic System Design (ISED 2011)	IEEE	Kochin	19-21 Dec., 2011	Presenter/Chair
20 th IEEE Asian Test Symposium 2011	IEEE	New Delhi, India	20 - 23 Nov. 2011	Invited
IEEE ISVLSI 2011	IEEE	IIT Madras, Chennai	4-6 July 2011	Chair/Presenter
IEEE 19th Asian Test Symposium (ATS2010)	IEEE	Shanghai University, Shanghai, China	Dec. 01-04, 2010.	Presenter
IEEE VLSI-SOC 2010	IEEE/ACM	Madrid, Spain	September 27-29, 2010	Presenter
IEEE/ACM GLSVLSI	IEEE/ACM	Providence, Rhode Island, USA	May 16-18, 2010	Presenter
International Conference on VLSI Design	IEEE, ACM and VLSI Society	Bangalore	January 5-7, 2007	Presenter
ISCAS 2006	IEEE circuit and system Society	Kos Greece,	May 22-24, 2006	Presenter
Eleventh International Conference on VLSI Design, Chennai, India 1998	IEEE , ACM and VLSI Society	Chennai	1998	Presenter
Twelfth International Conference on VLSI Design.	IEEE, ACM and VLSI Society	Goa	1999	Presenter
VLSI Design and Test Workshop.	IEEE, and VLSI Society	New Delhi	1999	Presenter
Thirteen International Conference on VLSI Design, 2000	IEEE, ACM and VLSI Society	Kolkata,	2000	Presenter

VLSI Design and Test Workshop, 2000	IEEE, and VLSI Society	New Delhi	2000	Presenter
Fourteen International Conference on VLSI Design	IEEE, ACM and VLSI Society	Bangalore	2001	Presenter
VLSI Design and Test Workshop	IEEE, and VLSI Society	Bangalore	2001	Presenter
ASPDAC/VLSI Design, Bangalore, India	IEEE, ACM and VLSI Society	Bangalore	2002	Presenter
VLSI Design and Test Workshop	IEEE, and VLSI Society	Bangalore	2002	Presenter
VLSI Design and Test Workshop	IEEE, and VLSI Society	Bangalore	2003	Presenter
16 th IEEE International Conference on VLSI Design	IEEE, ACM and VLSI Society	Mumbai	2004	Presenter
17 th IEEE International Conference on VLSI Design	IEEE, ACM and VLSI Society	Kolkata	2005	Member, Organizing Committee
Asia South Pacific Design Automation Conference (ASPDAC 2005)	IEEE, ACM and VLSI Society	Shanghai, China	17 th –21 st January, 2005	Presenter

Annexure -2

International Journals (SCI Journal Only) for last Six Years

1. Soumyajit Poddar, Prasun Ghosal, Hafizur Rahaman, "Design of a High Performance CDMA Based Broadcast Free Photonic Multi Core Network on Chip", *ACM Transactions on Embedded Computing Systems*, October 2015 (Accepted), (With PhD Student).
2. Debaprasad Das and Hafizur Rahaman, "Investigating the Applicability of Graphene Nanoribbon as Signal and Power Interconnects for Nanometer Designs", *Journal of Circuits, Systems, and Computers*, (JCSC), World Scientific, 2015 (Accepted), (With PhD Student).
3. Sudip Ghosh, Arijit Biswas, Santi Prasad Maity and Hafizur Rahaman, "FPGA and SoC Based Implementation of DFWHT Domain Image Watermarking Architecture for Real-Time Applications", *Journal of Low Power Electronics (JOLPE)*, American Scientific Publishers, Vol. 11 No. 3, pp.375-386 (With PhD Student).
4. Partha Sarathi Gupta, Sanatan Chattopadhyay, Partha Sarathi Dasgupta and Hafizur Rahaman, "A Novel Photo-sensitive Tunneling Transistor For Near-Infrared Sensing Applications: Design, Modeling and Simulation", *IEEE Transactions on Electron Devices*, (TED 2015), DOI: 10.1109/TED.2015.2414172, (With PhD Student).
5. Surajit Roy, Chandan Giri, and Hafizur Rahaman, "Optimization of Test Architecture in 3D Stacked ICs for Partial Stack/Complete Stack using Hard SOCs", *IEE Computers and Digital Techniques 2015*, vol.9(5), pp. 268-274 (2015), (With PhD Student).
6. Sayan Kanungo, Sanatan Chattopadhyay, Partha Sarathi Gupta and Hafizur Rahaman, "Comparative Performance Analysis of the Dielectrically Modulated Full Gate and Short Gate Tunnel FET based Bio-Sensors", *IEEE Transactions on Electron Devices*, (TED 2015), Vol.62, Issue 3, DOI:10.1109/TED.2015.2390774, (With PhD Student).
7. Manodipan Sahoo, Prasun Ghosal and, Hafizur Rahaman, "Modeling and Analysis of Cross talk Induced Effects in Multiwalled Carbon Nanotube Bundle Interconnects: An ABCD Parameter Based Approach", *IEEE Transactions on Nanotechnology*, March 2015, Vol.14, Issue: 2 pp. 1-16, DOI: 10.1109/TNANO.2014.2388252, (With PhD Student).
8. Debasis Mitra, Sarmishtha Ghoshal, Hafizur Rahaman, Krishnendu Chakrabarty, and Bhargab B. Bhattacharya, "Automated Washing Schemes for Residue Removal in Digital Microfluidic Biochips to Enhance Reliability", *ACM Transactions on Design Automation of Electronic Systems*, 2015.
9. Manodipan Sahoo and Hafizur Rahaman, "Modeling of Crosstalk Induced Effects in Copper Based Nano-Interconnects: An ABCD Parameter Matrix Based Approach", *Journal of Circuits, Systems, and Computers*, Vol. 24, No. 2 (2015) 1540007, World Scientific Publishing Company, DOI: 10.1142/S0218126615400071, (With PhD Student).
10. Kamalika Data, I.Sengupta, Hafizur Rahaman and Rolf Drechsler, "An Approach to Reversible Logic Synthesis using Input and Output Permutations", *Springer Transactions on Computation Science XXIV*, LNCS 8911, pp.1-8, 2014 (With PhD Student) (DOI:- 978-3-662-45710-8, 332808_1_En).
11. Chandan Bandyopadhyay, Hafizur Rahaman and Rolf Drechsler "Cube List based Cube Pairing Approach for Synthesis of ESOP based Reversible logic", *Springer Transactions on Computational Science*, XXIV, LNCS 8911, pp. 1-18, 2014, DOI: 10.1007/978-3-662-45711-5_8, (With PhD Student).
12. Manodipan Sahoo, Hafizur Rahaman and Bhargab B. Bhattacharya, "On the Suitability of Single-Walled Carbon Nanotube Bundle Interconnects for High-Speed and Power Efficient Applications", *Journal of Low Power Electronics*, American Scientific Publishers, Vol. 10, No 3, pp. 479-494, September 2014, (With PhD Student). (DOI: 10.1166/jolpe.2014.1339).
13. Kamalika Datta, Bhadrashwar Ghuku, Indranil Sengupta, Hafizur Rahaman and Rolf Drechsler, "Synthesis of Reversible Logic Circuits using the Algebra of Permutation Cycles with Input/Output Orderings", *Journal of Circuits, Systems & Signal Processing*, Springer publication (Accepted). (With PhD Student).
14. Manodipan Sahoo, Prasun Ghosal and Hafizur Rahaman, "Performance Modeling and Analysis of Carbon Nanotube Bundles for Future VLSI Circuit Applications", *Journal of Computational*

- Electronics, Springer Publication, pp.673-688, DOI 10.1007/s10825-014-0587-7, (With PhD Student).
15. Kamalika Datta, Gaurav Rathi, Indranil Sengupta and Hafizur Rahaman, "An Improved Reversible Circuit Synthesis Approach using Clustering of ESOP Cubes", *ACM Journal on Emerging Technologies in Computing Systems (JETC)*, 11(2):15(2014), (With PhD Student).
 16. Kamalika Datta, Indranil Sengupta, and Hafizur Rahaman, "A Post-Synthesis Optimization Technique for Reversible Circuits Exploiting Negative Control Lines", *IEEE Transactions on Computers* 2014, (Impact Factor: 1.47). 01/2015; vol. 64(4), pp.1208-1214, DOI: 10.1109/TC.2014.2315641, (With PhD Student).
 17. Indrajit Banerjee, Prasenjit Chanak, Hafizur Rahaman, Tuhina Samanta, 'Effective fault detection and routing scheme for wireless sensor networks', *Computers & Electrical Engineering (Elsevier)*, 40(2): 291-306 (2014) (With PhD Student). (DOI:10.1016/j.compeleceng.2013.04.027).
 18. Nachiketa Das, Pranab Roy, and Hafizur Rahaman, "Bridging Fault Detection in Cluster Based FPGA by Using Muller C Element", *Computers & Electrical Engineering (Elsevier)*, Vol. 39, Issue 8, November 2013, pp. 2469–2482. (With PhD Student). (DOI:10.1016/j.compeleceng.2013.08.009).
 19. Nachiketa Das, Pranab Roy and Hafizur Rahaman, "Built-In-Self-Test Technique for Diagnosis of Delay Faults in Cluster Based Field Programmable Gate Arrays", *IET Computers & Digital Techniques*, Vol.7, Issue 5, September 2013, pp.201-220. (With PhD Student). (DOI 10.1049/iet-cdt.2012.0111).
 20. P. Ghosal, H. Rahaman, Koyel Mukherjee and Dibyendu Ballabh, "A low power, low jitter DLL based low frequency (250 kHz) clock generator", *Int. J. Signal and Imaging Systems Engineering*, Vol. 7, No. 1, pp.3-11, 2013. (With PhD Student). (DOI 10.1504/IJSISE.2014.057936).
 21. Kamalika Datta, Indranil Sengupta, and Hafizur Rahaman, "A Particle Swarm Optimization based Reversible Circuit Synthesis", *Journal of Low Power Electronics*, Vol. 9 No. 3, pp.363-372, October 2013. (With PhD Student). (DOI: <http://dx.doi.org/10.1166/jolpe.2013.1261>).
 22. Dipak K. Kole, Hafizur Rahaman, Debesh K. Das, and Bhargab B. Bhattacharya, "Derivation of Test Set for Detecting Multiple Missing-Gate Faults in Reversible Circuits", *Computer and Electrical Engineering (Elsevier)*, vol.39 (2), pp. 225-236, 2013 (With PhD Student). (DOI:10.1016/j.compeleceng.2012.11.016).
 23. Indrajit Pan, Ritwik Mukherjee, Hafizur Rahaman, Tuhina Samanta, Parthasarathi Dasgupta, "Optimization algorithms for the design of digital microfluidic biochips: A survey", *Computers & Electrical Engineering (Elsevier)*, 39(1): 112-121 (2013), 2013, (PhD. Student). (DOI:10.1016/j.compeleceng.2012.10.003).
 24. Debaprasad Das and Hafizur Rahaman, "Modeling of Single-Wall Carbon Nanotube Interconnects for Different Process, Temperature, and Voltage Conditions and Investigating Timing Delay", *Journal of Computational Electronics (Springer)*, vol. 11(4), 2012, pp. 349-363. (With PhD Student). (DOI 10.1007/s10825-012-0415-x).
 25. Pranab Roy, Hafizur Rahaman and Parthasarathi Das Gupta, "Two-level Clustering-based Techniques for Intelligent Droplet Routing in Digital Microfluidic Biochips", *Integration, the VLSI Journal (Elsevier)*, Vol.45, issue 3, June 2012, pp.316-330. (With PhD Student). (DOI:10.1016/j.vlsi.2011.11.006)
 26. Debaprasad Das and Hafizur Rahaman, "Crosstalk Overshoot/undershoot Analysis and its impact on Gate Oxide Reliability in Multi-wall Carbon Nanotube Interconnects", *Journal of Computational Electronics (Springer)*, 2011, Volume 10, Number 4, pp..360-372. (With PhD Student). (DOI 10.1007/s10825-011-0371-x).
 27. Debasis Mitra, Sarmishtha Ghoshal, Hafizur Rahaman, Bhargab B Bhattacharya, Krishnendu Chakraborty, 'Test Planning in Digital Microfluidic Biochips using Efficient Eulerization Techniques', *International Journal of Electronic Testing: Theory and Applications (JETTA)*, 2011, pp.657-671. . (With PhD Student). (DOI: 10.1007/s10836-011-5239-2)
 28. Debaprasad Das and Hafizur Rahaman, "Analysis of Crosstalk in Single- and Multi-Wall Carbon Nanotube Interconnects and its Impact on Gate Oxide Reliability", *IEEE Transactions on Nanotechnology*, vol. 10, no. 6, pp. 1362-1370, Nov. 2011, (DOI:10.1109/TNANO.2011.2146271), (With PhD Student).

29. Hafizur Rahaman, Dipak K. Kole, Debesh K. Das, Bhargab B. Bhattacharya, "Fault Diagnosis for Missing-Gate Fault (SMGF) Model in Reversible Quantum Circuits", **Computer and Electrical Engineering (Elsevier)**, vol. 37 (2011) 475–485. (With PhD Student). (DOI:10.1016/j.compeleceng.2011.05.005)
30. J. Mathew, K. Maharatna, H. Rahaman and D. K. Pradhan, "Pseudo-parallel Datapath Structure for Power Optimal Implementation of 128-pt FFT/IFFT for WPAN", **Journal of Circuits, Systems and Signal Processing (2011)**, Springer, vol. 30, No. 4, pp.871-882 . (With Post Doc Supervisor). (DOI:10.1007/s00034-011-9308-7)
31. Prasun Ghosal, Hafizur Rahaman, Koyel Mukherjee, and Dibyendu Ballabh, "A Low Power, Low Jitter DLL Based Low Frequency (250 KHz) Clock Generator", **Journal Signal and Imaging Systems Engineering**, Vol. 1, No. 3/4, 2011, (DOI:10.1504/IJSISE.2014.057936), (with PhD student).
32. T. Samanta, H. Rahaman, P. Dasgupta, "Near-optimal Y-routed delay trees in nanometric interconnect design ", **IET Computers and Digital Techniques**, 2011, vol. 5(1), pp.36–48, (DOI:10.1049/iet-cdt.2009.0074), (with PhD student).
33. Hafizur Rahaman, Jimson Mathew and Dhiraj K. Pradhan, "Test Generation in Systolic Architecture for Multiplication over $GF(2^m)$ ", **IEEE Transactions on VLSI Systems**, volume 18, issue 9, pp.1366-1371, 2010 (DOI:10.1109/TVLSI.2009.2023381).
34. Somsubhra Talapatra and Hafizur Rahaman, "Low Complexity Digit Serial Systolic Montgomery Multipliers for Special Class of $GF(2^m)$ ", **IEEE Transactions on VLSI Systems**, vol.18, issue 5, pp.847-852, 2010. (DOI:10.1109/TVLSI.2009.2016753)
35. J. Mathew, H. Rahaman, and D. K. Pradhan, "A Galois Field Based Logic Synthesis Approach with Testability", **IET Computers & Digital Techniques**, Vol.4, issue 4, pp.263 – 273, 2010. (DOI:10.1109/VLSI.2008.88)
36. Hafizur Rahaman, Jimson Mathew and Dhiraj K. Pradhan, "Simplified Bit Parallel Systolic Multipliers for Special Class of $GF(2^m)$ with Testability", **IEE Computers and Digital Techniques**, Vol.4, issue 5, pp. 428-437, 2010. (DOI:10.1049/iet-cdt.2009.0068)
37. H. Rahaman, D. K. Das, and B. B. Bhattacharya, "Testable Design of AND-EXOR Logic Networks with Universal Tests for Detecting Stuck-at and Bridging Faults," **Journal of Computers and Electrical Engineering (Elsevier)**, vol.35, pp.644-658, DOI: 10.1016/j.compeleceng.2009.01.006.
38. J. Mathew, H. Rahaman, A. Jabir and D. K. Pradhan, "Single Error Correctable Bit Parallel Multipliers Over $GF(2^m)$ ", **IET Computer and Digital Techniques**, vol.3(3), pp.281-288, 2009. (DOI:10.1049/iet-cdt.2008.0015).
39. H. Rahaman, J. Mathew, A. M. Jabir and D. K. Pradhan, "C-Testable Bit Parallel Multipliers over $GF(2^m)$ ", **ACM Transactions on Design Automation of Electronic Systems**, Vol. 13, No. 1, Article 5, January 2008. (DOI:10.1145/1297666.1297671)
40. H. Rahaman, J. Mathew, A. M. Jabir and D. K. Pradhan, "Derivation of Reduced Test Vectors to Test Bit Parallel Multipliers over $GF(2^m)$ ", **IEEE Transactions on Computers**, Vol.57, No.9, pp.1289-1294, September 2008. (DOI: 10.1109/TC.2008.63)
41. H. Rahaman, D. K. Das, and B. B. Bhattacharya, "An Adaptive BIST Design for Detecting Multiple Stuck-Open Faults in CMOS Complex Cell," **IEEE Transactions on Instrumentation and Measurement**, Vol. 57, No. 12, pp.2838-2845, December 2008. (DOI: 10.1109/TIM.2008.926414)

Annexure -3

IEEE/ACM International Conferences for last Six Years

1. Surajit Kumar Roy, Payel Ghosh, Hafizur Rahaman, Chandan Giri, "A Thermal Estimation Model for 3D IC Using Liquid Cooled Microchannels and Thermal TSVs", *IEEE VLSI-SOC 2015*.
2. Sabir Ali Mondal, Suraj Gupta and Hafizur Rahaman, "Improved supply regulation and temperature compensated current reference circuit with low process variations", 19th International Symposium on VLSI Design and Test (VDAT), 2015, DOI: 10.1109/ISVDAT.2015.7208049.
3. Pranab Roy, Mriganka Chakrabarty, Aatreyi Bal, Hafizur Rahaman, Parthasarathi Dasgupta, "Decision-based Biochips: A Novel Design for Concurrent Execution of Networked Bioassays integrated in Scalable DMFBs", 6th IEEE Asia Symposium on Quality Electronic Design (ASQED) 2015, pp.138-143
4. T Kaibartta, C Giri, H Rahaman, DK Das, "Optimizing test time for core-based 3-D integrated circuits by genetic algorithm", 6th IEEE Asia Symposium on Quality Electronic Design (ASQED) 2015, pp. 62-67
5. S Ghosh, N Das, S Das, SP Maity, H Rahaman, "An adaptive feedback based reversible watermarking algorithm using difference expansion", *IEEE 2nd International Conference on Recent Trends in Information Systems (ReTIS) 2015 ...*
6. SK Roy, K Roy, C Giri, H Rahaman, "Recovery of faulty TSVs in 3D ICs", 16th International Symposium on Quality Electronic Design (ISQED) 2015, pp. 533-536
7. Pratik Dutta, Chandan Bandyopadhyay and Hafizur Rahaman, "All Optical Implementation of Mach-Zehnder Interferometer based Reversible Sequential Counters", 28th *IEEE International Conference on VLSI Design 2015*, pp.232-440 (PhD Student), *IEEE CS Press*.
8. Joyati Mondal, Bappaditya Mondal, Dipak kole, Hafizur Rahaman, Debesh K.Das, "Boolean Difference Technique for Detecting All Missing Gate Faults in Reversible Circuits", IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, pp.95-98, DOI 10.1109/DDECS.2015.43.
9. *Sudip Ghosh, Subhojit Chatterjee, Santi P. Maity, Hafizur Rahaman, "A New Algorithm On Wavelet Based Robust Invisible Digital Image Watermarking for Multimedia Security", IEEE EDCAV 2015, pp.191-196.*
10. Pranab Roy, Tamosha Chakrabarty, Hafizur Rahaman and Parthasarathi Dasgupta, "Multilevel homogeneous detection analyzer for medical diagnostic application in Digital Microfluidic Biochips ", "Diagnosis of SMGF in ESOP based Reversible Logic Circuit", 5th *IEEE International Symposium on Electronic System Design (ISED 2014)*, pp.73-78, DOI 10.1109/ISED.2014.23.
11. Sudip Ghosh, Arijit Biswas, Santi P. Maity and Hafizur Rahaman, "Design of A Low Complexity and Fast Hardware Architecture for Digital Image Watermarking in FWHT Domain on FPGA", 5th *IEEE International Symposium on Electronic System Design (ISED 2014)*, pp.68-72, DOI 10.1109/ISED.2014.22.
12. Eleonora Schonborn, Kamalika Datta, Robert Wille, Indranil Sengupta, Hafizur Rahaman and Rolf Drechsler , "BDD-based Synthesis for All-optical Mach-Zehnder Interferometer Circuits", 28th *IEEE International Conference on VLSI Design 2015*, pp.435-440(PhD Student), *IEEE CS Press* .
13. Manodipan Sahoo and Hafizur Rahaman, " Impact of Line Resistance Variations on Crosstalk Delay and Noise in Multilayer Graphene Nano Ribbon Interconnects", 5th *IEEE International Symposium on Electronic System Design (ISED 2014)*, pp.94-98, DOI 10.1109/ISED.2014.27.
14. Bappaditya Mondal, Dipak Kumar Kole, Hafizur Rahaman and Debesh K. Das, "Generator for Test Set Construction of SMGF in Reversible Circuit by Boolean difference method", *IEEE 23rd Asian Test Symposium 2014*, pp.68-73, DOI 10.1109/ATS.2014.24, (PhD Student), *IEEE CS Press*.
15. Bappaditya Mondal, Chandan Bandyopadhyay, Dipak K Kole, Jimson Mathew and Hafizur Rahaman, "Diagnosis of SMGF in ESOP based Reversible Logic Circuit", 5th *IEEE International Symposium on Electronic System Design (ISED 2014)*, pp. 89-93, DOI 10.1109/ISED.2014.26, (PhD Student), *IEEE CS Press*.

16. Sandip Bhattacharya, Debaprasad Das and Hafizur Rahaman, "A Novel GNR Interconnect Model to Reduce Crosstalk Delay", *5th IEEE International Symposium on Electronic System Design (ISED 2014)*, pp. 5-9, DOI 10.1109/ISED.2014.9.
17. Pratik Dutta, Chandan Bandyopadhyay and Hafizur Rahaman, "All optical Implementation of Mach-Zehnder Interferometer based Reversible Sequential Circuit", *18th International Symposium on VLSI Design and Test 2014 (PhD Student)*, IEEE CS Press.
18. Indrajit Das, Manodipan Sahoo, Pranab Roy and Hafizur Rahaman, "A 42 uW 12 pJ/conv-step 7.4-ENOB 40 kS/s SAR ADC for Digital Microfluidic Biochip Applications", *18th International Symposium on VLSI Design and Test 2014, (PhD Student)*, IEEE CS Press.
19. Pratik Dutta, Chandan Bandyopadhyay and Hafizur Rahaman, "Mach-Zehnder Interferometer based All Optical Reversible Carry-Lookahead Adder", *28th IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2014)*, pp.412-417. DOI: 10.1109/ISVLSI.2014.102, (PhD Student), IEEE CS Press.
20. Surajit Kumar Roy, Payel Ghosh, Hafizur Rahaman, Chandan Giri, "Session Based Core Test Scheduling for 3D SOCs", *IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2014)*, pp.196-201 DOI: 10.1109/ISVLSI.2014.61, (PhD Student), IEEE CS Press.
21. Pranab Roy, Rahaman and Parthasarathi Dasgupta, "Optical detection in Biochips:A fuzzy based detection analyzer for homogeneous samples in DMFBs", *IEEE CYBER 2014*. DOI: 10.1109/CYBER.2014.6917523
22. Kamalika Datta, Alhaad Gokhale, Indranil Sengupta and Hafizur Rahaman, "An ESOP based Reversible Circuit Synthesis Flow using Simulated Annealing", *1st International Doctoral Symposium on Applied Computation and Security Systems (ACSS 2014)*. DOI: 10.1007/978-81-322-1988-0_8
23. Elenora Schonborn, Kamalika Datta, Robert Wille, Indranil Sengupta, Hafizur Rahaman and Rolf Drechsler, "Optimizing DD-based Synthesis of Reversible Circuits using Negative Control Lines", *2014 IEEE 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)*, pp.129-134. DOI: 10.1109/DDECS.2014.6868776
24. Pranab Roy, Hafizur Rahaman and Parthasarathi Dasgupta, "A layout based customized testing technique for total microfluidic operations in Digital Microfluidic Biochips", *2014 IEEE 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)*, pp.122-128. DOI: 10.1109/DDECS.2014.6868775
25. Sayan Kanungo, Partha Sarathi Gupta, Hafizur Rahaman, "Effects of Germanium Mole Fraction Variation at the Source of a Dielectrically Modulated Tunneling FET based Biosensor", *ICDCS 2014*, pp.86-90. DOI: 10.1109/ICDCSyst.2014.6926218
26. Chandan Bandyopadhyay, Hafizur Rahaman and Rolf Drechsler, "A Cube Pairing Approach for Synthesis of ESOP based Reversible Circuit", *44th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2014)*, Bremen, Germany, pp.109-114. DOI: 10.1109/ISMVL.2014.27
27. Manodipan Sahoo and Hafizur Rahaman "An ABCD Parameter Based Modeling of Crosstalk Delay and Noise in Multilayer Graphene Nano Ribbon Interconnects", *2014 IEEE International Symposium on Circuits and Systems*, Melbourne, Australia, June 1-5, 2014, pp.1138-1142. DOI: 10.1109/ISCAS.2014.6865341
28. Pranab Roy, Hafizur Rahaman and Parthasarathi Dasgupta, "Automated Two Stage Detection and Analyzer System in Multi-partitioned Digital Microfluidic Biochips", *2014 IEEE International Symposium on Circuits and Systems*, Melbourne, Australia, June 1-5, 2014, pp.1836-1840. DOI:10.1109/ISCAS.2014.6865515
29. Sandip Bhattacharya, Subhajit Das, Debaprasad Das and Hafizur Rahaman, "Electrical Transport in Graphene Nanoribbon Interconnect", *ICDCS'14*, 250-253. DOI: 10.1109/ICDCSyst.2014.6926148
30. Sabir Ali, Manodipan Sahoo and Hafizur Rahaman, "A New Feedback Circuit Based Charge-Pump for Wide-Range and Low-Jitter DLL suitable for PET Imaging Applications", *ICDCS'14*, pp.137-141. DOI: 10.1109/ICDCSyst.2014.6926125
31. Debaprasad Das, and Hafizur Rahaman, "RF Performance Analysis of Graphene Nanoribbon Interconnect Decision", *IEEE TechSym 2014*. DOI: 10.1109/TechSym.2014.6807923
32. Chandan Bandyopadhyay, and Hafizur Rahaman, "Synthesis of ESOP-based Reversible Logic using Negative Polarity Reed-Muller Form", *IEEE TechSym 2014*. DOI: 10.1109/TechSym.2014.6808062

33. Chandan Bandyopadhyay, and Hafizur Rahaman, "Synthesis of ESOP-based Reversible Logic using Positive Polarity Reed-Muller Form", Springer (*ETCC 2014*). DOI: 10.1007/978-81-322-1817-3_36
34. Manodipan Sahoo and Hafizur Rahaman, "Modelling of Crosstalk Delay and Noise in Single-walled Carbon Nanotube Bundle Interconnects", *IDICON 2013*, pp.1-6, (Best Paper Award). DOI: 10.1109/INDCON.2013.6725907
35. Pranab Roy, Samadrita Bhattacharyya, Hafizur Rahaman and Parthasarathi Dasgupta, "A new technique for layout based functional testing of modules in digital microfluidic biochips", *8th IEEE International Design & Test Symposium 2013*.
36. Manodipan Sahoo and Hafizur Rahaman, "Modelling of Crosstalk Induced Effects in Nanoscale Copper Interconnects", *IEEE Conference on Electrical Information and Communication Technology (ECIT), Bangladesh, 2013*, DOI: 10.1109/EICT.2014.6777811
37. Soumya Roy, Chandan Bandyopadhyay, Kamalika Datta and Hafizur Rahaman, "A Transformation Based Heuristic Synthesis Approach For Reversible Circuits", *IEEE ICAEE 2013, Chennai*, DOI: 10.1109/ICAEE.2014.6838454
38. Pranab Roy, Samadrita Bhattacharyya, Rupam Bhattacharya, Hafizur Rahaman and Parthasarathi Dasgupta, "A novel wire planning technique for optimum pin utilization in Digital Microfluidic Biochips", *27th International Conference on VLSI Design (VLSI Design 2014)*, *IEEE CS Press, USA*, pp.510-515, 2014. DOI: 10.1109/VLSID.2014.95
39. Manjari Phadhan, Debesh K. Das, Chandan Giri and Hafizur Rahaman, "Optimizing Test Time for Core-Based 3-D Integrated Circuits by a Technique of Bi-partitioning", *11th East West Design & Test Symposium (EWDTS 2013)*, pp.1-4.
40. Pranab Roy, Aatreyi Bal, Mahua Raha Patra, Hafizur Rahaman and Parthasarathi Dasgupta, "Feedback based automated detection analysis in Digital Microfluidic Biochip Systems", *IEEE International Conference on Control, Automation, Robotics and Embedded systems (CARE-2013)*. DOI: 10.1109/CARE.2013.6733724
41. Manodipan Sahoo, Prasun Ghosal and Hafizur Rahaman, "An ABCD Parameter Based Modeling and Analysis of Crosstalk Induced Effects in Multiwalled Carbon Nanotube Bundle Interconnects", *27th International Conference on VLSI Design (VLSI Design 2014)*, *IEEE CS Press, USA*, pp.433-438, 2014. DOI: 10.1109/VLSID.2014.81.
42. Pranab Roy, Samadrita Bhattacharyya, Rupam Bhattacharya, Hafizur Rahaman and Parthasarathi Dasgupta, "A novel wire planning technique for optimum pin utilization in Digital Microfluidic Biochips", *27th International Conference on VLSI Design (VLSI Design 2014)*, *IEEE CS Press, USA*, pp.510-515, 2014. DOI: 10.1109/VLSID.2014.9
43. Surajit Kumar Roy, Payel Ghosh, Hafizur Rahaman and Chandan Giri, "Session based Core Test Scheduling for Minimizing the Testing Time of 3D SOC", *11th East West Design & Test Symposium (EWDTS 2013)*, 1-6. DOI: 10.1109/ECS.2014.6892674
44. Manjari Pradhan, Chandan Giri, Hafizur Rahaman, Debesh K. Das: Optimal stacking of SOCs in a 3D-SIC for post-bond testing. *3DIC 2013*: 1-5. DOI: 10.1109/3DIC.2013.6702393
45. Surajit Kumar Roy, Sobitri Chatterjee, Chandan Giri, Hafizur Rahaman: Faulty TSVs identification and recovery in 3D stacked ICs during pre-bond testing. *3DIC 2013*: 1-6. DOI: 10.1109/3DIC.2013.6702339
46. Manodipan Sahoo, Hafizur Rahaman and Bhargab Bhattacharya, "Impact of Inductance in the Performance of Singlewalled Carbon Nanotube Bundle Interconnects", *International Symposium on Electronic System Design (ISED 2013)*, pp.16-20. DOI: 10.1109/ISED.2013.10
47. Pranab Roy, Mahua Raha Patra, Hafizur Rahaman and Parthasarathi Dasgupta, "An intelligent Biochip System for Diagnostic Process Flow based Integration of Combined Detection Analyzer", *International Symposium on Electronic System Design (ISED 2013)*, pp.108-112. DOI: 10.1109/ISED.2013.28
48. Manodipan Sahoo, Prasun Ghosal and Hafizur Rahaman, "An ABCD parameter based Modeling and Analysis of Crosstalk Induced Effects in Single-Walled Carbon Nanotube Bundle Interconnects", *IEEE 5th Asian Symposium on Quality Electronic Design (ASQED 2013)*, pp.264-273. DOI: 10.1109/ASQED.2013.6643598
49. Soumyajit Poddar, Prasun Ghosal, Priyajit Mukherjee, Suman Samui and Hafizur Rahaman, "An Area and Power Efficient Dynamic TDMA based Photonic Network on Chip", *International Symposium on Electronic System Design (ISED 2013)*, pp.113-117. DOI: 10.1109/ISED.2013.29

50. Sudip Ghosh, Santi P. Maity and Hafizur Rahaman, "Multiplier-less VLSI Architecture of 1-D Hilbert Transform pair using Biorthogonal Wavelets for QCM-SS image Watermarking", *4th IEEE ICCCT-2013*. DOI: 10.1109/ICCCT.2013.6749594
51. Chandan Bandyopadhyay, Debashri Roy, Kamalika Datta, Dipak K Kole and Hafizur Rahaman, "ESOP-based Synthesis of Reversible Circuit Using Improved Cube", *International Symposium on Electronic System Design (ISED 2013)*, pp.26-30. DOI: 10.1109/ISED.2013.12
52. Pranab Roy, Samadrita Bhattacharya, Hafizur Rahaman and Parthasarathi Dasgupta, "New Method for Droplet based Synthesis and Placement in Digital Microfluidic Biochips", *17th International Symposium on VLSI Design and Test 2013 (Accepted)*. DOI: 10.1007/978-3-642-42024-5_43
53. Sourav Chakraborty, Manodipan Sahoo and Hafizur Rahaman, "A 1.8 V 64.9 μ W 54.1 dB SNDR 1st order $\Sigma\Delta$ modulator design using clocked comparator based switched capacitor technique", *IEEE 5th Asian Symposium on Quality Electronic Design (ASQED 2013)*, pp.220-226. DOI:10.1109/ASQED.2013.6643591
54. Pranab Roy, Hafizur Rahaman, Parthasarathi Gupta, and Parthasarathi Dasgupta "A new customized testing technique using a novel design of droplet motion detector for digital microfluidic Biochip systems", *International Conference on Advances in Computing, Communications and Informatics (ICACCI-2013)*, pp.897-902. DOI: 10.1109/ICACCI.2013.6637295
55. Surajit Kumar Roy, Sobitri Chatterjee, Chandan Giri and Hafizur Rahaman, "Repairing of Faulty TSVs using Available Number of Multiplexers in 3D ICs", *IEEE 5th Asian Symposium on Quality Electronic Design (ASQED 2013)*, pp. 155 – 160. DOI: 10.1109/ASQED.2013.6643579
56. Joyati Mondal, Debesh Das, Dipak Kumar Kole, Hafizur Rahaman and Bhargab B. Bhattacharya, "On Designing Testable Reversible Circuits Using Gate Duplication", *17th International Symposium on VLSI Design and Test 2013 (Accepted)*. DOI: 10.1007/978-3-642-42024-5_38
57. Kamalika Datta, B. Ghuku, D. Sandeep, I. Sengupta and Hafizur Rahaman, "A Cycle based Reversible Logic Synthesis Approach", *ICACC 2013 (Accepted)*. DOI: 10.1109/ICACC.2013.67
58. Arighna Deb, Debesh K. Das, Hafizur Rahaman, Bhargab B. Bhattacharya, Robert Wille, Rolf Drechsler: Reversible Circuit Synthesis of Symmetric Functions Using a Simple Regular Structure. *5th Conference on Reversible Computation (RC 2013)*, pp.182-195. DOI: 10.1007/978-3-642-38986-3_15
59. Kamalika Datta, Gaurav Rathi, Robert Wille, Indranil Sengupta, Hafizur Rahaman and Rolf Drechsler, "Exploiting Negative Control Lines in the Optimization of Reversible Circuits", *5th Conference on Reversible Computation July 4th-5th, 2013, Victoria, Canada*, pp.209-220. DOI: 10.1007/978-3-642-38986-3_17
60. Arighna Deb, Debesh K. Das, Hafizur Rahaman, Bhargab B. Bhattacharya: Reversible synthesis of symmetric boolean functions based on unate decomposition. *ACM Great Lakes Symposium on VLSI 2013 (GLSVLSI 2013)*, pp. 351-352, Paris, France. DOI: 10.1109/ISV DAT.2014.6881080
61. Manodipan Sahoo, and Hafizur Rahaman, "Performance Analysis of Multiwalled Carbon Nanotube Bundles", *2013 IEEE XXXIII International Scientific Conference Electronics and Nanotechnology (ELNANO 2013)*, pp. 200-204. DOI: 10.1109/ELNANO.2013.6552004
62. Pranab Roy, Rupam Bhattacharjee, Pampa Howladar, Hafizur Rahaman and Parthasarathi Dasgupta, "A new cross contamination aware routing technique with intelligent path exploration in Digital Microfluidic Biochips", *8th IEEE International conference on Design & Technology of Integrated Systems (DTIS'13)*, pp.50-55. DOI: 10.1109/DTIS.2013.6527777
63. Pranab Roy, Hafizur Rahaman and Parthasarathi Dasgupta, "Automated parallel detection based analyzer system for integrated bioassays in Digital Microfluidic Biochip", *2013 IEEE XXXIII International Scientific Conference Electronics and Nanotechnology (ELNANO 2013)*, pp.310 – 315. DOI: 10.1109/ELNANO.2013.6552005
64. Soumyajit Chatterjee, Hafizur Rahaman and Tuhina Samanta, "Multi-objective Optimization Algorithm for Efficient Pin-constrained Droplet Routing Technique in Digital Microfluidic Biochip", *14th International Symposium on Quality Electronic Design (ISQED 2013)*, pp. 252-256, Santa Clara, CA, 4Mar-6 Mar 2013. DOI: 10.1109/ISQED.2013.6523618
65. Kamalika Datta, Vishal Shrivastav, Indranil Sengupta and Hafizur Rahaman, "Reversible Logic Implementation of AES Algorithm", *8th IEEE International conference on Design & Technology of Integrated Systems (DTIS'13)*, pp.140-144. DOI: 10.1109/DTIS.2013.6527794

66. Pranab Roy, Mahua Raha Patra, Parthasarathi Dasgupta and Hafizur Rahaman, "Digital Microfluidic System: A New Design for Heterogeneous Sample Based Integration for Multiple DMFBs", *2013 IEEE International Symposium on Circuits and Systems (ISCAS 2013)*, Beijing, China, 19-23 May, 2013, pp.1905-1909. DOI: 10.1109/ISCAS.2013.6572239.
67. Surajit Roy, Chandan Giri, Hafizur Rahaman, "Optimizing Test Architecture of 3D Stacked ICs for Partial Stack/Complete Stack using Hard SOCs", *7th IEEE International Design and Test Symposium (IDT 2012)*, 2012 pp. 1-3. DOI: 10.1109/IDT.2013.6727114
68. Parthasarathi Gupta, Jayita Das, Debasree Burman, Madhuchhanda Brahma, Parthasarathi Dasgupta, and Hafizur Rahaman, "Analytical Study of the Effect of Asymmetric Gate Bias on the Performance of double gate TFET", *IEEE International Conference on Communications, Devices and Intelligent Systems (CODIS 2012)*, pp.-149-152. DOI: 10.1109/CODIS.2012.6422157
69. Pranab Roy, Mahua Raha Patra, Parthasarathi Dasgupta and Hafizur Rahaman, "A New design of a dual mode Bioassay detection analyzer for digital microfluidic biochips", *IEEE International Conference on Communications, Devices and Intelligent Systems (CODIS 2012)*, pp.318-321, 2012. DOI: 10.1109/CODIS.2012.6422200
70. Kamalika Datta, Indranil Sengupta, Hafizur Rahaman, Rolf Drechsler, "An Evolutionary Approach to Reversible Logic Synthesis using Output Permutation", *7th IEEE International Design and Test Symposium (IDT 2012)*, 2012, pp.1-6. DOI: 10.1109/IDT.2013.6727117
71. Surajit ROY, Chandan GIRI, Hafizur Rahaman, "Power Constraints Test Scheduling for 3D ICs", *7th IEEE International Design and Test Symposium (IDT 2012)*, 2012 (accepted). DOI: 10.1109/IDT.2013.6727115
72. Parthasarathi Gupta, Debasree Burman, Jayita Das, Madhuchhanda Brahma, Parthasarathi Dasgupta and Hafizur Rahaman, "Modeling The Channel Potential And Threshold Voltage of a Fully Depleted Double Gate Junctionless FET", *IEEE International Conference on Communications, Devices and Intelligent Systems (CODIS 2012)*, pp.153-156. DOI: 10.1109/CODIS.2012.6422158
73. Pranab ROY, Mahua Raha Patra, Parthasarathi Dasgupta and Hafizur Rahaman, "Novel designs of Digital detection analyzer for intelligent detection and analysis in digital microfluidic Biochips", *7th IEEE International Design and Test Symposium (IDT 2012)*, 2012, pp.1-6. DOI:10.1109/IDT.2013.6727133
74. Parthasarathi Gupta, Madhuchhanda Brahma, Jayita Das, Debasree Burman, Parthasarathi Dasgupta and Hafizur Rahaman, "Performance Analysis and Simulation Study of a Sandwiched Barrier Tunnel FET", *IEEE International Conference on Communications, Devices and Intelligent Systems (CODIS 2012)*, pp.457-460. DOI: 10.1109/CODIS.2012.6422232
75. Sayan Kanungo, Partha Sarathi Gupta, Hafizur Rahaman, Partha Sarathi Dasgupta, "A Detail Simulation Study on Extended Source Ultra-Thin Body Double-Gated Tunnel FET", *5th IEEE International Conference on Computers and Devices for Communication (CODEC 2012)*. DOI: 10.1109/CODEC.2012.6509242
76. Joyati Mondal, Debesh Kumar Das, Dipak Kole and Hafizur Rahaman, "A Design for Testability Technique of Reversible Quantum Circuits", *10th IEEE East-West Design & Test Symposium (EWDTS 2012)*, pp.249-252. DOI: 10.1109/EWDTS.2013.6673147
77. Manodipan Sahoo and Hafizur Rahaman, "Efficient and Compact Electrical Modeling of Multi Walled Carbon Nanotube Interconnects", *3rd IEEE International Symposium on Electronic System Design (ISED 2012)*, IEEE CS Press, USA, pp.236-240. DOI: 10.1109/ISED.2012.24
78. Prasenjit Chanak, Tuhina Samanta, Hafizur Rahaman and Indrajit Banerjee, "Obstacle Discovery and Localization Scheme for Wireless Sensor Network", *IEEE International Conference on Communications, Devices and Intelligent Systems (CODIS 2012)*, pp.262-265. DOI: 10.1109/CODIS.2012.6422187
79. Kamalika Datta, Indranil Sengupta, Hafizur Rahaman, "Group Theory based Reversible Logic Synthesis", *5th IEEE International Conference on Computers and Devices for Communication (CODEC 2012)*, DOI: 10.1109/CODEC.2012.6509346
80. Manjari Pradhan, Chandan Giri, Hafizur Rahaman and Debesh Kumar Das, "An Algorithm for Core-Based Test Time Optimization for 3-D Integrated Circuits", *Thirteenth International Workshop on RTL and High Level Testing (WRTL 2012)*, Japan, 2012.
81. Debaprasad Das, and Hafizur Rahaman, "Modeling of IR-Drop Induced Delay Fault in CNT and GNR Power Distribution Networks", *5th IEEE International Conference on Computers and Devices for Communication (CODEC 2012)*. DOI: 10.1109/CODEC.2012.6509350

82. Kunal Sinha, Hafizur Rahaman, Sanatan Chattopadhyay, "A Study on the Performance of Stress Induced p-channel MOSFETs with Embedded Si(1-x)Ge(x) Source/Drain", 5th IEEE International Conference on Computers and Devices for Communication (CODEC 2012). DOI: 10.1109/CODEC.2012.6509246
83. Sayan Kanungo, Hafizur Rahaman, Parthasarathi Gupta, Parthasarathi Dasgupta, "A simple analytical model of silicon on insulator tunnel FET", 5th IEEE International Conference on Computers and Devices for Communication (CODEC 2012). DOI: 10.1109/CODEC.2012.6509256
84. Manodipan Sahoo, Hafizur Rahaman, "Analytical Modeling of Crosstalk Effects in Coupled Copper Interconnects in Deep Sub Micron Technology", 5th IEEE International Conference on Computers and Devices for Communication (CODEC 2012). DOI: 10.1109/CODEC.2012.6509212
85. Sabir Ali Mondal, Sourav Pal, Pradip Mondal, Hafizur Rahaman, "Voltage Controlled Current Starved Delay Cell for Positron Emission Tomography specific DLL based high precision TDC implementation", 5th IEEE International Conference on Computers and Devices for Communication (CODEC 2012). DOI: 10.1109/CODEC.2012.6509270
86. Kamalika Datta, Indranil Sengupta, Hafizur Rahaman, "Reversible Circuit Synthesis using Evolutionary Algorithm", 5th IEEE International Conference on Computers and Devices for Communication (CODEC 2012). DOI: 10.1109/CODEC.2012.6509351
87. Pranab ROY, Hafizur Rahaman, Parthasarathi Dasgupta, "A new look ahead technique for customized Testing in Digital Microfluidic Biochips", *IEEE Asian Test Symposium, 2012, IEEE CS Press, pp.25-30. DOI:10.1109/ATS.2012.51*
88. Kamalika Datta, Indranil Sengupta and Hafizur Rahaman, "Particle Swarm Optimization based Circuit Synthesis of Reversible Logic", 3rd IEEE International Symposium on Electronic System Design (ISED 2012), IEEE CS Press, USA, pp.226-230. DOI:10.1109/ISED.2012.33
89. Pranab Roy, Rupam Bhattacharya, Hafizur Rahaman, Parthasarathi Dasgupta, "An intelligent compaction technique for pin constrained routing in cross referencing DMFBs", *IEEE CODES+ISSS, 2012, pp.423-432.*
90. Pranab Roy, Sudipta Chakraborty, Modud Sohid, Hafizur Rahaman, Parthasarathi Dasgupta, "Automated detection and analysis of droplets in digital microfluidic biochips", *IEEE ICIUS, 2012, Singapore.*
91. Pranab Roy, Hafizur Rahaman, and Parthasarathi Dasgupta, "Modelling, detection and diagnosis of multiple faults in Cross referencing DMFBs", *IEEE International conference on Informatics, Electronics and Vision 2012, Dhaka, Bangladesh. DOI:10.1109/ICIEV.2012.6317542*
92. Debasis Mitra, Sarmishtha Ghosal, Hafizur Rahaman, Krishnendu Chakraborty, Bhargab B Bhattacharya, "On-line Error Detection in Digital Microfluidic Biochips", *IEEE Asian Test Symposium, 2012, IEEE CS Press, pp.332-337. DOI:10.1109/ATS.2012.56*
93. Debaprasad Das, Sourav Das and Hafizur Rahaman, "Design of 4-Bit Array Multiplier using Multi-Wall Carbon Nanotube Interconnects", 3rd IEEE International Symposium on Electronic System Design (ISED 2012), IEEE CS Press, USA, 208-211. DOI:10.1109/ISED.2012.19
94. Arighna Deb, Debesh K. Das, Hafizur Rahaman and Bhargab B Bhattacharya, "A New Synthesis of Reversible and Quantum Realizations of Symmetric Boolean Functions", *4th Workshop on Reversible Computation, July 2nd-3rd, 2012, Copenhagen, Denmark.*
95. Papiya Manna, Dipak Kumar Kole, Hafizur Rahaman, Debesh K. Das and Bhargab B. Bhattacharya, "Reversible Logic Circuits Synthesis using Genetic Algorithm and Particle Swarm Optimization", 3rd IEEE International Symposium on Electronic System Design (ISED 2012), IEEE CS Press, USA, pp.246-250. DOI:10.1109/ISED.2012.71
96. Soumyajit Poddar, Prasun Ghosal, Priyajit Mukherjee, Suman Samui and Hafizur Rahaman, "Design of An NoC with On-chip Photonic Interconnects Using Adaptive CDMA links", 25th IEEE System-on-Chip Conference (IEEE SOCC 2012), New York, USA, pp.352-357. DOI:10.1109/SOCC.2012.6398331
97. Surajit Ray, Dona Roy, Chandan Giri and Hafizur Rahaman, "Testing 3D Stacked ICs for Post-Bond Partial/ Complete Stack", *IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), 2012, pp.522-525. DOI:10.1109/MWSCAS.2012.6292072*
98. Roy, Pranab; Bhattacharjee, Rupam; Rahaman, Hafizur; Dasgupta, Parthasarathi, "A New Algorithm for Routing-Aware Net Placement in Cross-Referencing Digital Microfluidic Biochips", *IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2012, pp. 320 – 325 DOI: 10.1109/ISVLSI.2012.33.*

99. Roy, Pranab; Chakraborty, Sudipta; Sohid, Moudud; Rahaman, Hafizur; Dasgupta, Parthasarathi, "A new digital analyzer for optically detected samples in Digital Microfluidic Biochips", *IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), 2012*, pp: 462 –465. DOI: 10.1109/MWSCAS.2012.6292057
100. Chaki, Sanga; Giri, Chandan; Rahaman, Hafizur, "Binary Difference Based Test Data Compression for NoC Based SoCs", *IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2012*, pp. 114 – 119. DOI: 10.1109/ISVLSI.2012.26.
101. Roy, P.; Rahaman, H.; Dasgupta, P., "A novel high performance routing technique for Cross-referencing DMFBs", *2012 International Conference on Biomedical Engineering (ICoBE)*, pp.44 – 49 DOI: 10.1109/ICoBE.2012.6178952.
102. Pranab Roy, Moudud Sohid, Sudipta Chakraborty, Hafizur Rahaman and Parthasarathi Dasgupta, "System on Biochips: A new design for integration of multiple DMFBs", *3rd IEEE International Symposium on Electronic System Design (ISED 2012)*, IEEE CS Press, USA, pp. 256-260. DOI: 10.1109/ISED.2012.59
103. Debaprasad Das and Hafizur Rahaman, "Unified Model for Analyzing Timing Delay and Crosstalk Effects in Carbon Nanotube Interconnects", *IEEE ASQED 2012*, pp.100-109. DOI: 10.1109/ACQED.2012.6320484
104. Debasis Mitra, Sarmishtha Ghoshal, Hafizur Rahaman, Krishnendu Chakraborty, Bhargab B. Bhattacharya, "Automated Path Planning for Washing in Digital Microfluidic Biochips", *IEEE International Conference on Automation Science and Engineering (CASE 2012)*, pp.115-120 DOI: 10.1109/CoASE.2012.6386419.
105. Partha Sarathi Gupta, Sayan Kanungo, Hafizur Rahaman and Partha Sarathi Dasgupta, "A simple analytical study of a low sub-threshold swing ultra thin body Silicon on Insulator Tunneling Transistor for Low Power Application", *12th IEEE International Conference on Nanotechnology (NANO 2012)*, 2012, UK, pp.1-6.
106. Debaprasad Das and Hafizur Rahaman, "Simultaneous Switching Noise and IR Drop in Graphene Nanoribbon Power Distribution Networks", *12th IEEE International Conference on Nanotechnology (NANO 2012)*, UK, pp.1-6. DOI: 10.1109/NANO.2012.6321893
107. Partha Sarathi Gupta, Sayan Kanungo, Hafizur Rahaman and Partha Sarathi Dasgupta, "Analysis and Study of an Ultra-Thin-Body-Silicon-On- Insulator-Tunnel FET Transistor", *16th International Symposium on VLSI Design and Test 2012*, pp.379-380
108. Debjani Basu , Dipak K Kole, Hafizur Rahaman "Implementation Of AES Algorithm In Uart Module For Secured Data Transfer", *IEEE second International Conference on Advances in Computing and Communications (ACC-2012)*, Kochi. DOI: 10.1109/ICACC.2012.32
109. Sudip Ghosh, Somsubhra Talapatra, Debasish Mondal, Navonil Chatterjee, Hafizur Rahaman and Santi P. Maity, "VLSI Architecture for Spatial Domain Spread Spectrum Image Watermarking using Gray-Scale Watermark", *16th International Symposium on VLSI Design and Test 2012*, pp. 375-376. DOI:10.1007/978-3-642-31494-0_49.
110. Prasun Ghosal, Sunita Choudhuri, Hafizur Rahaman Diametric Mesh of Tree (DiaMoT) Routing Framework for High Performance NoCs: A Hierarchical Approach", *14th IEEE International Conference on High Performance Computing and Communications (HPCC-ICISS 2012)*, Liverpool, UK, 25-27 June 2012, PP. 532-53. DOI: 10.1109/HPCC.2012.78
111. Sudip Ghosh, Somsubhra Talapatra, Debasish Mondal, Navonil Chatterjee, Hafizur Rahaman, Santi P Maity, "VLSI Architecture for Spread Spectrum Image Watermarking using BinaryWatermark", *IEEE International Conference on Advances in Computing and Communications (ICACC 2012)*, India 2012, pp. 166 – 169. DOI: 10.1109/ICACC.2012.38
112. Sudip Ghosh, Somsubhra Talapatra, Jayasree Sharma, Navonil Chatterjee, Hafizur Rahaman, Santi P Maity, "Dual Mode VLSI Architecture for Spread Spectrum Image Watermarking using Binary Watermark", *IEEE 2nd International Conference on Communication, Computing & Security (ICCCS-2012)*, October 2012, India , pp. 784-791.
113. Sudip Ghosh, Somsubhra Talapatra, Debasish Mondal, Navonil Chatterjee, Hafizur Rahaman, Santi P Maity, "VLSI Architecture for Spread Spectrum Image Watermarking in Walsh-Hadamard Transform Domain using Binary Watermark", *3rd IEEE International Conference on Computer and Communication Technology (ICCCT 2012)*, November 2012, India, pp. 233-238. DOI: 10.1109/ICCCT.2012.54

114. Oyshee Brotee Sahoo, Dipak K Kole, Hafizur Rahaman, "An Optimized S-Box for Advanced Encryption Standard (AES) Design", *IEEE second International Conference on Advances in Computing and Communications (ACC-2012)*, Kochi. DOI: 10.1109/ICACC.2012.35
115. Soumyajit Poddar, Prasun Ghosal, Priyajit Mukherjee, Suman Samui and Hafizur Rahaman, "A Photonic Network on Chip with Adaptive CDMA links", *16th International Symposium on VLSI Design and Test 2012*, pp.377-378. DOI: 10.1007/978-3-642-31494-0_50
116. Surajit Kumar Roy, Dona Roy, Chandan Giri and Hafizur Rahaman, "Post-bond Stack Testing for 3D Stacked IC", *16th International Symposium on VLSI Design and Test (VDAT) 2012*, pp.59-68, DOI 10.1007/978-3-642-31494-0_8.
117. Partha Sarathi Gupta; Kanungo, Sayan; Rahaman, Hafizur; Partha Sarathi Dasgupta, "A novel design technique for effective SCE control in nano-scaled devices using a buried metal " *IEEE International Conference on Computing, Electronics and Electrical Technologies (ICCEET 2012)*, 2012, Pp. 761 – 765. DOI: 10.1109/ICCEET.2012.6203784.
118. Partha Sarathi Gupta, Hafizur Rahaman, Sayan Kanungo, and Partha Sarathi Dasgupta; "Analysis and study of different parameters affecting the I-V characteristics of Tunnel-FET Transistor", *IEEE International Conference on Devices, Circuits and Systems, 2012*. DOI: 10.1109/ICDCSyst.2012.6188680
119. Tuhina Samanta, Hafizur Rahaman, Parthasarathi Dasgupta: Partitioning-based wirelength estimation technique for Y-routing. SBCCI 2012: 1-6. DOI: 10.1109/SBCCI.2012.6344436
120. Partha Sarathi Gupta, Sayan Kanungo, Hafizur Rahaman, Kunal Sinha, Partha Sarathi Dasgupta; "An Extremely Low Sub-threshold Swing UTB SOI Tunnel-FET Structure Suitable for Low-Power", International Conference on Engineering Mathematics and Physics (ICEMP-2012). DOI: 10.7763/IJAPM.2012.V2.101.
121. Sayan Kanungo, Partha Sarathi Gupta "A Simple Analytical Model on a Novel Short Channel Effects Control Scheme supported by a Detailed Simulation Study", IEEE International Conference on Computing, Communication and Network Technologies (ICCCNT-2012).
122. Tuhina Samanta, Raka Sardar, Hafizur Rahaman, Parthasarathi Dasgupta and Bhargab B. Bhattacharya, "A Heuristic Method for Obstacle Avoiding Group Steiner Tree Construction", SLIP '12 International Workshop on System Level Interconnect Prediction San Francisco, CA, USA, June,, 2012. DOI 10.1145/2347655.2347665
123. Ritwik Mukherjee, Hafizur Rahaman, Parthasarathi Dasgupta and Tuhina Samanta, "A Heuristic Method for Co-optimization of Pin Assignment and Droplet Routing in Digital Microfluidic Biochip", *IEEE International Conference on VLSI Design 2012*, pp.227-232. DOI: 10.1109/VLSID.2012.75
124. Kamalika Datta, Gaurav Rathi, Indranil Sengupta and Hafizur Rahaman, "Synthesis of Reversible Circuits using Heuristic Search Method", *IEEE International Conference on VLSI Design 2012*, pp.328-333. DOI: 10.1109/VLSID.2012.92.
125. Surajit Kumar Roy, Chandan Giri, Sourav Ghosh, and Hafizur Rahaman, Optimization of Test Wrapper for TSV Based 3D SOCs", *IEEE International Symposium on Electronic Design (ISED 2011)*, pp.188-193. DOI: 10.1109/ISED.2011.26.
126. Pranab Roy, Rupam Bhattacharya, Hafizur Rahaman and Parthasarathi Dasgupta, "A Best Path Selection Based Parallel Router for DMFBs," *IEEE International Symposium on Electronic Design (ISED 2011)* pp.176-181. DOI: 10.1109/ISED.2011.33
127. Debaprasad Das and Hafizur Rahaman, "Crosstalk and Gate Oxide Reliability Analysis in Graphene Nanoribbon Interconnects", *IEEE International Symposium on Electronic Design (ISED 2011)*, pp.182-187. DOI: 10.1109/ISED.2011.54.
128. Nachiketa Das, Pranab Roy and Hafizur Rahaman, "Runtime Congestion and Crosstalk Aware Router for FPGA Using Jbits3.0 for Partial Reconfigurable Application", *IEEE International Symposium on Electronic Design (ISED 2011)*, pp.146-151. DOI: 10.1109/ISED.2011.16
129. Prasun Ghosal, Hafizur Rahaman, Satrajit Das, Arundel Das, and Parthasarathi Dasgupta, "Obstacle Aware Routing in 3D Integrated Circuits", International Conference on Advanced Computing, Networking and Security (ADCONS 2011), India (*Best Paper Awardee in ADCONS 2011*), pp.451-460. DOI:10.1007/978-3-642-29280-4_53.
130. Debaprasad Das, and H. Rahaman "RF Performance Analysis of Single- and Multi-Wall Carbon Nanotube Interconnect", *IEEE Indicon 2011*. DOI: 10.1109/INDCON.2011.6139457

131. Debaprasad Das, Avishek Sinha Roy, and H. Rahaman "SWCNT Based Interconnect Modeling Using Verilog-AMS", *18th Annual International Conference on High Performance Computing (HiPC) 2011*
132. Dipak Kole, Hafizur Rahaman, Debesh K Das and Bhargab B. Bhattacharya, "Derivation of Automatic Test Set for Detection of Missing Gate Faults in Reversible Circuits", *IEEE International Symposium on Electronic Design (ISED 2011)* , 200-205. DOI: 10.1109/ISED.2011.69
133. Indrajit Pan, Parthasarathi Dasgupta, Hafizur Rahaman and Tuhina Samanta, "Ant Colony Optimization Based Droplet Routing Technique in Digital Microfluidic Biochip", *IEEE International Symposium on Electronic Design (ISED 2011)*. Pp.223-229. DOI: 10.1109/ISED.2011.23
134. Surajit Kumar Roy, Chandan Giri, Arnab Chakraborty, Subhro Mukherjee and Hafizur Rahaman. Optimizing Test Architecture for TSV based 3D Stacked ICs using Hard SOCs", *IEEE International Symposium on Electronic Design (ISED 2011)*, pp.230-235. DOI: 10.1109/ISED.2011.29.
135. Pranab Roy, Sukanta Roy, Hafizur Rahaman, and Parthasarathi Dasgupta, "A Novel Placement algorithm for Multi-pin Digital Microfluidic Biochips", *IEEE MWSCAS 2011*, pp.1-6. DOI: 10.1109/MWSCAS.2011.6026618
136. Nachiketa Das, Pranab Roy, and Hafizur Rahaman, "New Technique for Testing of Delay fault in Cluster Based FPGA", ", *IEEE MWSCAS 2011*, pp.1-6. DOI: 10.1109/MWSCAS.2011.6026578
137. Surajit Kumar Roy, Chandan Giri, Sourav Ghosh and Hafizur Rahaman, "Wrapper Design for Embedded Cores for Three Dimensional System-on-Chips (SOC) Using Available TSVs", *IEEE MWSCAS, Seoul, Korea, August 7-10th, 2011*, pp.1-6, DOI: 10.1109/MWSCAS.2011.6026269
138. Pranab Roy, Hafizur Rahaman, and Parthasarathi Dasgupta, "Route Aware Placement Technique for Intelligent Collision Avoidance in Digital Microfluidic Biochips", *IEEE ASQED 2011*, pp.85-90, DOI: 10.1109/ASQED.2011.6111707
139. N. Das, and H. Rahaman, "Build-In-Self-Test of FPGA for Diagnosis of Delay Fault", *IEEE ASQED 2011*, pp.54-59. DOI: 10.1109/ASQED.2011.6111707
140. Sabir Ali Mondal, Somsubhra Talapatra and Hafizur Rahaman, "Analysis, Modeling and Optimization of Transmission Gate Delay", *IEEE ASQED 2011*, pp.54-59. DOI: 10.1109/ASQED.2011.6111754
141. Debaprasad Das and Hafizur Rahaman, "IR Drop Analysis in Single- and Multi-Wall Carbon Nanotube Power Interconnects in Sub-Nanometer Designs", *IEEE ASQED 2011*, pp.174-179. DOI: 10.1109/ASQED.2011.6111741
142. Nachiketa Das, Pranab Roy, and Hafizur Rahaman, "On-Line Detection of Crosstalk Fault in FPGA Using BIST Model," *IEEE VLSI Design and Test Symposium (VDAT 2011)*, 2011.
143. Pranab Roy, Hafizur Rahaman, and Parthasarathi Dasgupta, "A Group-Preferential Parallel-Routing Algorithm for Cross-referencing Digital Microfluidic Biochips", *IEEE/ACM ISVLSI 2011*, pp.317-318. DOI: 10.1109/ISVLSI.2011.65.
144. Chandan Giri, Surajit Ray and H. Rahaman, "Optimizing Test Wrapper for Embedded Cores using TSV based 3D SOCs", *IEEE/ACM ISVLSI 2011*, pp.31-36. DOI: 10.1109/ISVLSI.2011.33
145. Pranab Roy, Hafizur Rahaman and Parthasarathi DasGupta "Hierarchical Multi-pin droplet routing in Digital Microfluidic Biochips with Intelligent Collision Avoidance", *ACM Great Lakes Symposium on VLSI 2011 (GLSVLSI 2011)*, pp.229-234.
146. Debasis Mitra, Sarmishtha Ghoshal, Hafizur Rahaman, Bhargab B Bhattacharya, Krishnendu Chakraborty, "On Residue Removal in Digital Microfluidic Biochips", *ACM Great Lakes Symposium on VLSI 2011(GLSVLSI 2011)*, pp.391-394. DOI 10.1145/1973009.1973091.
147. Nachiketa Das , Hafizur Rahaman and I. Banerjee, "BIST to Diagnosis Delay Fault in the LUT of Cluster Based FPGA", *IEEE ICNCC 2011*, ISBN: 978-1-4244-9550-4, pp. 252-256.
148. Prasun Ghosal, Koyel Mukherjee, Dibyendu Ballabh, and Hafizur Rahaman, "A Low Power, Low Jitter DLL Based Low Frequency (250 KHz) Clock Generator", *International Conference on Electronic Systems (ICES - 2011)*, January 7-9, Rourkela, India, pp. 178-181.
149. Tuhina Samanta, Sanoara Khatun, Hafizur Rahaman, and Parthasarathi Dasgupta, "Crosstalk Aware Coupled Line Delay Tree Construction for On-chip Interconnects", *12th International Symposium on Quality Electronic Design (ISQED 2011)*, pp.353-358. DOI: 10.1109/ISQED.2011.5770750.

150. Pranab Roy, Hafizur Rahaman and Parthasarathi DasGupta, "A Multipin droplet routing algorithm for Digital Microfluidic Biochips biodevices", *INSTICC, Biodevices, 2011, Rome, Italy* pp.217-223.
151. Indrajit Banerjee, Prasenjit Chanak, Biplab k. sikdar, Hafizur Rahaman, "EER: Energy Efficient Routing in Wireless Sensor Networks", 2011 *IEEE International Technology Symposium, IIT kharagpur, India*, pp. 357- 361. DOI: 10.1109/TECHSYM.2011.5783808
152. Indrajit Banerjee, Prasenjit Chanak, Biplab k. sikdar, Hafijur Rahaman, "EERIH: Energy Efficient Routing via Information Highway in Sensor Network", 2011 *IEEE International conference on emerging trends in Electrical and Computer technology, India*, pp. 1057 – 1062. DOI: 10.1109/ICETECT.2011.5760275
153. Indrajit Banerjee, Prasenjit chanak, Anirban Dutt, Hafizur Rahaman "DJSS: Distributed Job Scheduling Scheme for WSN", *IEEE Recent Trends in Information Systems ReTIS-11, Jadavpur, Kolkata, 2011*, pp.145-150. DOI: 10.1109/ReTIS.2011.6146857.
154. Prasun Ghosal, Hafizur Rahaman, Parthasarathi Dasgupta, "Cell Level Thermal Placement in 3D ICs", *Annual IEEE India Conference (INDICON), 2010 (INDICON 2010)*, pp.1-4. DOI: 10.1109/INDCON.2010.5712701
155. Prasun Ghosal, Hafizur Rahaman, Parthasarathi Dasgupta "Minimizing Thermal Disparities During Placement in 3D ICs", *13th IEEE International Conference on Computational Science and Engineering (CSE-2010)*, HK, China, pp. 160-167. DOI: 10.1109/CSE.2010.28
156. Goutam Mali, Suman Das, Hafizur Rahaman and Chandan Giri, "Non-Preemptive Test Scheduling for Network-on-Chip(NoC) Based Systems by Reusing NoC as TAM", 2010 *IEEE Asia Pacific Conference on Circuits and Systems (APCCAS 2010)*, pp. 268-271, 6-9 December 2010, Kuala Lumpur, Malaysia. DOI: 10.1109/APCCAS.2010.5774984
157. Debaprasad Das and Hafizur Rahaman, "Timing Analysis in Carbon Nanotube Interconnects with Process, Temperature, and Voltage Variations", *IEEE International Symposium on Electronic Design (ISED 2010)*, pp. 27-32. DOI: 10.1109/ISED.2010.14
158. Chandan Giri, Surajit Ray and H. Rahaman, "Test Wrapper Design for 3D System-on-Chip Using Optimized Number of TSVs", *IEEE International Symposium on Electronic Design (ISED 2010)*, pp.197-202. DOI: 10.1109/ISED.2010.45
159. Dipak K. Kole, H. Rahaman, Debesh K Das and Bhargab B. Bhattacharya, "Optimal Reversible Logic Circuits Synthesis based on a Hybrid DFS-BFS Technique", *IEEE International Symposium on Electronic Design (ISED 2010)* , pp 208-212. DOI: 10.1109/ISED.2010.47
160. Dipak K. Kole, H. Rahaman, Debesh K Das and Bhargab B. Bhattacharya,, "Derivation of Optimal Test set for Detection of Multiple Missing-Gate Faults in Reversible Circuits", *IEEE Asian Test Symposium (ATS 2010)*, shanghai, pp.33-38. DOI: 10.1109/ATS.2010.15
161. Debasis Mitra, Sarmishtha Ghoshal, Hafizur Rahaman, Bhargab B Bhattacharya, Krishnendu Chakraborty, "Testing of Digital Microfluidic Biochips using Improved Eulerization Techniques and the Chinese Postman Problem", *IEEE Asian Test Symposium (ATS 2010)*, Shanghai, pp.111-116. DOI: 10.1109/ATS.2010.28
162. Somsubhra Talapatra, and Hafizur Rahaman, "Low Complexity Montgomery Multiplication Architecture for Elliptic Curve Cryptography over GF(pm)", 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip (VLSI-SOC 2010), 27-29 September, Madrid, Spain, pp. 219-224. DOI: 10.1109/VLSISOC.2010.5642663
163. J. Mathew, S. Banerjee, H. Rahaman, D.K. Pradhan, S.P. Mohanty, A.M. Jabir, "On the Synthesis of Attack Tolerant Cryptographic Hardware", 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip (VLSI-SOC 2010), 27-29 September, Madrid, Spain, pp.286-291. DOI: 10.1109/VLSISOC.2010.5642675
164. H. Rahaman, J. Mathew, A. Jabir and D. K. Pradhan, 'VLSI Architecture for Bit Parallel Systolic Multipliers for Special Class of GF(2m) using Dual Bases,' 15th CSI International Symposium on Computer Architecture and Digital Systems (CDS 2010) (accepted). DOI 10.1007/978-3-642-31494-0_30
165. P. Ghosal, H. Rahaman, and P. S. DasGupta, "Thermal Aware Placement in 3D ICs", *IEEE ARTCom 2010*, pp.66-77. DOI: 10.1109/ARTCom.2010.55
166. M.Chanda, A.Dandapat and H. Rahaman, 'Comparative Analysis of Adiabatic Compressor Circuits for Ultra-Low Power DSP application', *IEEE ARTCom 2010*, pp.355-359. DOI: 10.1109/ARTCom.2010.78

167. M.Chanda, A.Dandapat and H. Rahaman, "Implementation of Ultra Low-Power 8 bit CLA using Single Phase Adiabatic Dynamic Logic", *IEEE ARTCom* 2010, pp.360-364. DOI: 10.1109/ARTCom.2010.82
168. Tuhina Samanta Hafizur Rahaman and Parthasarathi DasGupta, "Method of Droplet Routing in Digital Microfluidic Biochip", *2010 IEEE/ASME International Conference on Mechatronic and Embedded Systems and Applications (MESA10)*, 2010, China, pp: 251-256 (Best paper awarded). DOI: 10.1109/MESA.2010.5552059
169. Dipak K. Kole, H. Rahaman, Debesh K Das and Bhargab B. Bhattacharya,, "Detection of Multiple Missing-Gate Faults in Reversible Circuits", *Intl. workshop on Reversible Computing*, 2010, pp. 117-124.
170. Debaprasad Das and Hafizur Rahaman, "Crosstalk Analysis in Carbon Nanotube Interconnects and Its impact on Gate Oxide Reliability", *IEEE Asia Symposium on Quality Electronic Design (ASQED 2010)*, pp. 272-279. DOI: 10.1109/ASQED.2010.5548255
171. Sudip Ghosh, Somsubhra Talapatra, Santi P Maity and Hafizur Rahaman, "A Novel VLSI architecture for Walsh-Hadamard Transform", *IEEE Asia Symposium on Quality Electronic Design (ASQED, 2010)*, pp. 146-150. DOI: 10.1109/ASQED.2010.5548230
172. Somsubhra Talapatra and Hafizur Rahaman, "Unified Digit Serial Systolic Montgomery Multiplication Architecture for Special Classes of Polynomials over GF(2^m)", *13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD) (DSD 2010)*, pp.427-432. DOI: 10.1109/DSD.2010.59
173. Dipak K. Kole, H. Rahaman, D. K. Das, and B. B. Bhattacharya, "Synthesis of Online Testable Reversible Circuit", *13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems 2010, (DDECS 2010)*, pp.277-280. DOI: 10.1109/DDECS.2010.5491768.
174. Pranab Roy, Hafizur Rahaman and Parthasarathi DasGupta, "A Novel Droplet Routing Algorithm for Digital Microfluidic Biochips", *ACM/IEEE GLSVLSI 2010*, pp.441-446. DOI 10.1145/1785481.1785583
175. J. Mathew, A. Jabir, H. Rahaman and D. K. Pradhan, 'A Performance Comparison of Different Concurrent EDC Schemes for S-box and GF(P),' *11th International Symposium on Quality Electronic Design (ISQED) 2010*, pp. 211-218. DOI: 10.1109/ISQED.2010.5450467
176. M.Chanda, A.Dandapat and H. Rahaman, "Implementation of Ultra Low-Power Sequential Circuit by a Quasi-Static Single Phase Adiabatic Dynamic Logic (SPADL)", *CODEC 2009*. DOI: 10.1109/TENCON.2009.5395803
177. M. Chanda, A. Dandapat, H. Rahaman, "Ultra Low-Power Sequential Circuit Implementation by a Quasi-Static Single Phase Adiabatic Dynamic Logic (SPADL)", *TENCON2009*, pp 1-5. DOI: 10.1109/TENCON.2009.5395803
178. H. Rahaman, J. Mathew, and D. K. Pradhan, "C-testable S-box Implementation for Secure Advanced Encryption Standard", *15th IEEE International On-Line Testing Symposium 2009, (IOLTS)*, pp.210–211, DOI: 10.1109/IOLTS.2009.5196017
179. Hafizur Rahaman, Asish Bera, Jimson Mathew and D. K. Pradhan, "Error Tolerant Dual Basis Bit Parallel Systolic Multiplication Architecture over GF(2^m)", *2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis (ICTD 2009)*, China, April 2009.
180. Tuhina Samanta, Prasun Ghosal, Hafizur Rahaman, and Parthasarathi Dasgupta, "A method for the Multi-net Multi-pin Routing Problem with Layer Assignment", *IEEE VLSI Design 2009*, DOI: 10.1109/VLSI.Design.2

Friday, 11 December 2015

To
The Dean (Faculty Affairs)
Indian Institute of Engineering Science and Technology, Shibpur
(Formerly, Bengal Engineering & Science University, Shibpur)
Post Office : Botanic Garden, Howrah-711 103,

Reference No. 1) Advertisement no. OC/D(AA)/15/34, Dated 09-10-2015
2) Notification No.. Dean(FA)/0390/15, Dated 18-11-2015
3) Notification No. 0422/Dean(FA)/15, Dated 02-12-2015

Dear Sir,

I am submitting an application form for migration of Professor with AGP Rs.10,000 to Professor with AGP Rs.10,500 in 4tier flexible Faculty structure system.

Yours Sincerely

(Prof. Hafizur Rahaman)